



**THE DATASHEET OF  
PL520-00DC**



## Low Phase Noise VCXO with multipliers (for 100-200MHz Fund Xtal)


### FEATURES

- 100MHz to 200MHz Fundamental Mode Crystal.
- Output range: 100 – 200MHz (no multiplication), 200 – 400MHz (2x multiplier), 400 – 700MHz (4x multiplier), or 800MHz – 1GHz (LVDS output only for 8x multiplier).
- Available outputs: PECL, LVDS, or CMOS (High Drive (30mA) or Standard Drive (10mA) output).
- Selectable OE Logic (enable high or enable low).
- Integrated variable capacitors.
- Supports 3.3V-Power Supply.
- Available in die form.
- Thickness 10 mil.

### DESCRIPTION

PL520-00 is a VCXO IC specifically designed to pull high frequency fundamental crystals. Its design was optimized to tolerate higher limits of interelectrodes capacitance and bonding capacitance to improve yield. It achieves very low current into the crystal resulting in better overall stability. Its internal varicaps allow an on chip frequency pulling, controlled by the VCON input.


### BLOCK DIAGRAM



### DIE SPECIFICATIONS

| Name           | Value                 |
|----------------|-----------------------|
| Size           | 65 x 62 mil           |
| Reverse side   | GND                   |
| Pad dimensions | 80 micron x 80 micron |
| Thickness      | 10 mil                |

### DIE CONFIGURATION



Note: ^ denotes internal pull up

### OUTPUT SELECTION AND ENABLE

| OUTSEL1 (Pad #18) | OUTSEL0 (Pad #25) | Selected Output |
|-------------------|-------------------|-----------------|
| 0                 | 0                 | High Drive CMOS |
| 0                 | 1                 | Standard CMOS   |
| 1                 | 0                 | LVDS            |
| 1                 | 1                 | PECL (default)  |

| OE_SELECT (Pad #9) | OE_CTRL (Pad #30) | State          |
|--------------------|-------------------|----------------|
| 0                  | 0                 | Tri-state      |
|                    | 1 (Default)       | Output enabled |
| 1 (Default)        | 0 (Default)       | Output enabled |
|                    | 1                 | Tri-state      |

Pad #9, 18, 25: Bond to GND to set to "0". No connection results to "default" setting through internal pull-up.

Pad #30: Logical states defined by PECL levels if OE\_SELECT (pad #9) is "1"  
Logical states defined by CMOS levels if OE\_SELECT is "0"

**Low Phase Noise VCXO with multipliers (for 100-200MHz Fund Xtal)**
**FREQUENCY SELECTION TABLE**

| Pad #28<br>SEL3 | Pad #29<br>SEL2 | Pad #19<br>SEL1 | Pad #20<br>SEL0 | Selected Multiplier         |
|-----------------|-----------------|-----------------|-----------------|-----------------------------|
| 0               | 0               | 1               | 1               | Fin x 8 (LVDS outputs only) |
| 1               | 0               | 1               | 1               | Fin x 4                     |
| 1               | 1               | 1               | 0               | Fin x 2                     |
| 1               | 1               | 1               | 1               | No multiplication (no PLL)  |

All pads have internal pull-ups (default value is 1). Bond to GND to set to 0.

**ELECTRICAL SPECIFICATIONS**
**1. Absolute Maximum Ratings**

| PARAMETERS                        | SYMBOL   | MIN. | MAX.         | UNITS |
|-----------------------------------|----------|------|--------------|-------|
| Supply Voltage                    | $V_{DD}$ |      | 4.6          | V     |
| Input Voltage, dc                 | $V_I$    | -0.5 | $V_{DD}+0.5$ | V     |
| Output Voltage, dc                | $V_O$    | -0.5 | $V_{DD}+0.5$ | V     |
| Storage Temperature               | $T_S$    | -65  | 150          | °C    |
| Ambient Operating Temperature*    | $T_A$    | -40  | 85           | °C    |
| Junction Temperature              | $T_J$    |      | 125          | °C    |
| Lead Temperature (soldering, 10s) |          |      | 260          | °C    |
| ESD Protection, Human Body Model  |          |      | 2            | kV    |

Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied.

\* Note: Operating Temperature is guaranteed by design for all parts (COMMERCIAL and INDUSTRIAL), but tested for COMMERCIAL grade only.

**2. Crystal Specifications**

| PARAMETERS                  | SYMBOL           | CONDITIONS                | MIN. | TYP. | MAX. | UNITS    |
|-----------------------------|------------------|---------------------------|------|------|------|----------|
| Crystal Resonator Frequency | $F_{XIN}$        | Parallel Fundamental Mode | 100  |      | 200  | MHz      |
| Crystal Loading Rating      | $C_L$ (xtal)     | Die at VCON = 1.65V       |      | 4    |      | pF       |
| Interelectrode Capacitance  | $C_0$            |                           |      |      | 3.5  | pF       |
| Crystal Pullability         | $C_0/C_1$ (xtal) | AT cut                    |      |      | 250  | -        |
| Recommended ESR             | $R_E$            | AT cut                    |      |      | 30   | $\Omega$ |

**Low Phase Noise VCXO with multipliers (for 100-200MHz Fund Xtal)**
**3. Voltage Control Crystal Oscillator**

| PARAMETERS                     | SYMBOL               | CONDITIONS  | MIN.  | TYP.    | MAX. | UNITS |
|--------------------------------|----------------------|---|-------|---------|------|-------|
| VCXO Stabilization Time *      | T <sub>VCXOSTB</sub> | From power valid  |       |         | 10   | ms    |
| VCXO Tuning Range              |                      | F <sub>XIN</sub> = 100 – 200MHz;<br>XTAL C <sub>0</sub> /C <sub>1</sub> < 250<br>0V ≤ VCON ≤ 3.3V |       | 200*    |      | ppm   |
| CLK output pullability         |                      | VCON=1.65V, ±1.65V  | ±100* |         |      | ppm   |
| On-chip Varicaps control range |                      | VCON = 0 to 3.3V  |       | 4 – 18* |      | pF    |
| Linearity                      |                      |   |       |         | 10*  | %     |
| VCXO Tuning Characteristic     |                      |   |       | 65      |      | ppm/V |
| VCON input impedance           |                      |   |       | 60      |      | kΩ    |
| VCON modulation BW             |                      | 0V ≤ VCON ≤ 3.3V, -3dB  | 25    |         |      | kHz   |

Note: Parameters denoted with an asterisk (\*) represent nominal characterization data and are not production tested to any specific limits.

**4. General Electrical Specifications**

| PARAMETERS                      | SYMBOL          | CONDITIONS  | MIN. | TYP. | MAX.      | UNITS |
|---------------------------------|-----------------|---|------|------|-----------|-------|
| Supply Current (Loaded Outputs) | I <sub>DD</sub> | PECL/LVDS/CMOS  |      |      | 100/80/40 | mA    |
| Operating Voltage               | V <sub>DD</sub> |   | 2.97 |      | 3.63      | V     |
| Output Clock Duty Cycle         |                 | @ 50% V <sub>DD</sub> (CMOS)<br>@ 1.25V (LVDS)<br>@ V <sub>DD</sub> – 1.3V (PECL) | 45   | 50   | 55        | %     |
| Short Circuit Current           |                 |   |      | ±50  |           | mA    |

**5. Jitter Specifications**

| PARAMETERS                      | CONDITIONS   | MIN. | TYP. | MAX. | UNITS |
|---------------------------------|--|------|------|------|-------|
| Period jitter RMS               | At 155.52MHz, with capacitive decoupling between VDD and GND. Over 10,000 cycles     |      | 2.5  |      | ps    |
| Period jitter peak-to-peak      |  |      | 18.5 | 20   |       |
| Accumulated jitter RMS          | At 155.52MHz, with capacitive decoupling between VDD and GND. Over 1,000,000 cycles. |      | 2.5  |      | ps    |
| Accumulated jitter peak-to-peak |  |      | 24   | 27   |       |
| Random Jitter                   | “RJ” measured on Wavecrest SIA 3000  |      | 2.5  |      | ps    |
| Integrated jitter RMS at 155MHz | Integrated 12 kHz to 20 MHz  |      | 0.3  | 0.4  | ps    |
| Period jitter RMS               | At 622.08MHz, with capacitive decoupling between VDD and GND. Over 10,000 cycles     |      | 11   |      | ps    |
| Period jitter peak-to-peak      |  |      | 45   | 49   |       |
| Accumulated jitter RMS          | At 622.08MHz, with capacitive decoupling between VDD and GND. Over 1,000,000 cycles. |      | 11   |      | ps    |
| Accumulated jitter peak-to-peak |  |      | 24   | 27   |       |
| Random Jitter                   | “RJ” measured on Wavecrest SIA 3000  |      | 3    |      | ps    |
| Integrated jitter RMS at 622MHz | Integrated 12 kHz to 20 MHz  |      | 1.6  | 1.8  | ps    |

Measured on Wavecrest SIA 3000

**Low Phase Noise VCXO with multipliers (for 100-200MHz Fund Xtal)**
**6. Phase Noise Specifications**

| PARAMETERS                      | FREQUENCY | @10Hz | @100Hz | @1kHz | @10kHz | @100kHz | UNITS  |
|---------------------------------|-----------|-------|--------|-------|--------|---------|--------|
| Phase Noise relative to carrier | 155.52MHz | -75   | -95    | -125  | -140   | -145    | dBc/Hz |
|                                 | 622.08MHz | -75   | -95    | -110  | -125   | -120    |        |

Note: Phase Noise measured at VCON = 0V

**7. CMOS Electrical Characteristics**




| PARAMETERS                                   | SYMBOL          | CONDITIONS   | MIN. | TYP. | MAX. | UNITS |
|--|-----------------|--|------|------|------|-------|
| Output drive current (High Drive)            | I <sub>OH</sub> | V <sub>OH</sub> = V <sub>DD</sub> -0.4V, V <sub>DD</sub> =3.3V | 30   |      |      | mA    |
|  | I <sub>OL</sub> | V <sub>OL</sub> = 0.4V, V <sub>DD</sub> = 3.3V                 | 30   |      |      | mA    |
| Output drive current (Standard Drive)        | I <sub>OH</sub> | V <sub>OH</sub> = V <sub>DD</sub> -0.4V, V <sub>DD</sub> =3.3V | 10   |      |      | mA    |
|  | I <sub>OL</sub> | V <sub>OL</sub> = 0.4V, V <sub>DD</sub> = 3.3V                 | 10   |      |      | mA    |
| Output Clock Rise/Fall Time (Standard Drive) |                 | 0.3V ~ 3.0V with 15 pF load                                    |      | 2.4  |      | ns    |
| Output Clock Rise/Fall Time (High Drive)     |                 | 0.3V ~ 3.0V with 15 pF load                                    |      | 1.2  |      |       |

**Low Phase Noise VCXO with multipliers (for 100-200MHz Fund Xtal)**
**8. LVDS Electrical Characteristics**

| PARAMETERS                   | SYMBOL          | CONDITIONS                                 | MIN.  | TYP.    | MAX.     | UNITS   |
|------------------------------|-----------------|--|-------|---------|----------|---------|
| Output Differential Voltage  | $V_{OD}$        | $R_L = 100 \Omega$<br>(see figure)         | 247   | 355     | 454      | mV      |
| $V_{DD}$ Magnitude Change    | $\Delta V_{OD}$ |  | -50   |         | 50       | mV      |
| Output High Voltage          | $V_{OH}$        |  |       | 1.4     | 1.6      | V       |
| Output Low Voltage           | $V_{OL}$        |  | 0.9   | 1.1     |          | V       |
| Offset Voltage               | $V_{OS}$        |  | 1.125 | 1.2     | 1.375    | V       |
| Offset Magnitude Change      | $\Delta V_{OS}$ |  | 0     | 3       | 25       | mV      |
| Power-off Leakage            | $I_{OXD}$       | $V_{out} = V_{DD}$ or GND<br>$V_{DD} = 0V$ |       | $\pm 1$ | $\pm 10$ | $\mu A$ |
| Output Short Circuit Current | $I_{OSD}$       |  |       | -5.7    | -8       | mA      |

**9. LVDS Switching Characteristics**

| PARAMETERS                   | SYMBOL | CONDITIONS  | MIN. | TYP. | MAX. | UNITS |
|------------------------------|--------|---|------|------|------|-------|
| Differential Clock Rise Time | $t_r$  | $R_L = 100 \Omega$<br>$C_L = 10 \text{ pF}$<br>(see figure) | 0.2  | 0.7  | 1.0  | ns    |
| Differential Clock Fall Time | $t_f$  |   | 0.2  | 0.7  | 1.0  | ns    |

LVDS Levels Test Circuit

LVDS Switching Test Circuit

LVDS Transistion Time Waveform


## Low Phase Noise VCXO with multipliers (for 100-200MHz Fund Xtal)


### 10. PECL Electrical Characteristics

| PARAMETERS          | SYMBOL   | CONDITIONS   | MIN.             | MAX.             | UNITS |
|---------------------|----------|--|------------------|------------------|-------|
| Output High Voltage | $V_{OH}$ | $R_L = 50 \Omega$ to $(V_{DD} - 2V)$<br>(see figure) | $V_{DD} - 1.025$ |                  | V     |
| Output Low Voltage  | $V_{OL}$ |  |                  | $V_{DD} - 1.620$ | V     |


### 11. PECL Switching Characteristics

| PARAMETERS      | SYMBOL | CONDITIONS     | MIN. | TYP. | MAX. | UNITS |
|-----------------|--------|----------------|------|------|------|-------|
| Clock Rise Time | $t_r$  | @20/80% - PECL |      | 0.6  | 1.5  | ns    |
| Clock Fall Time | $t_f$  | @80/20% - PECL |      | 0.5  | 1.5  | ns    |


PECL Levels Test Circuit



PECL Output Skew



PECL Transition Time Waveform



**Low Phase Noise VCXO with multipliers (for 100-200MHz Fund Xtal)**
**PAD ASSIGNMENT**

| Pad # | Name      | X (μm) | Y (μm) | Description   |
|-------|-----------|--------|--------|---|
| 1     | GND       | 248    | 109    | Ground.   |
| 2     | GND       | 361    | 109    | Ground.   |
| 3     | GND       | 473    | 109    | Ground.   |
| 4     | GND       | 587    | 109    | Ground.   |
| 5     | GND       | 702    | 109    | Ground.   |
| 6     | N/C       | 874    | 109    | No Connection.  |
| 7     | GND       | 1042   | 109    | Ground.   |
| 8     | GNDBUF    | 1171   | 109    | Ground, Buffer circuitry.   |
| 9     | OE_SELECT | 1400   | 125    | Used to select between PECL or CMOS logic states for OE. See Output Selection and Enable table on page 1. Internal pull up. |
| 10    | LVDS      | 1400   | 259    | LVDS output.  |
| 11    | PECL      | 1400   | 476    | PECL output.  |
| 12    | VDDBUF    | 1400   | 616    | 3.3V power supply, Buffer circuitry.  |
| 13    | VDDBUF    | 1400   | 716    | 3.3V power supply, Buffer circuitry.  |
| 14    | PECLB     | 1400   | 871    | Complementary PECL output.  |
| 15    | LVDSB     | 1400   | 1089   | Complementary LVDS output.  |
| 16    | CMOS      | 1400   | 1227   | CMOS output   |
| 17    | GNDBUF    | 1389   | 1365   | Ground, Buffer Circuitry.   |
| 18    | OUTSEL1   | 1232   | 1365   | Used to select CMOS, PECL or LVDS output type. See Output Selection and Enable table on page 1. Internal pull up.           |
| 19    | SEL1      | 1042   | 1365   | Used to select multiplication factor. See Frequency Selection table on page 1. Internal pull up.                            |
| 20    | SEL0      | 854    | 1365   | Used to select multiplication factor. See Frequency Selection table on page 1. Internal pull up.                            |
| 21    | VDD       | 659    | 1365   | 3.3V power supply.  |
| 22    | VDD       | 559    | 1365   | 3.3V power supply.  |
| 23    | VDD       | 459    | 1365   | 3.3V power supply.  |
| 24    | VDD       | 358    | 1365   | 3.3V power supply.  |
| 25    | OUTSEL0   | 194    | 1365   | Used to select CMOS, PECL or LVDS output type. See Output Selection and Enable table on page 1. Internal pull up.           |
| 26    | XIN       | 109    | 1223   | Crystal input. See crystal specification page 2.  |
| 27    | XOUT      | 109    | 1017   | Crystal output. See crystal specification page 2.   |
| 28    | SEL3      | 109    | 858    | Used to select multiplication factor. See Frequency Selection table on page 1. Internal pull up.                            |
| 29    | SEL2      | 109    | 646    | Used to select multiplication factor. See Frequency Selection table on page 1. Internal pull up.                            |
| 30    | OE_CTRL   | 109    | 397    | Used to enable/disable the output(s). See Output Selection and Enable table on page 1.                                      |
| 31    | VCON      | 109    | 181    | Voltage Control input. 0V to 3.3V.  |

**Low Phase Noise VCXO with multipliers (for 100-200MHz Fund Xtal)**

**ORDERING INFORMATION**

**For part ordering, please contact our Sales Department:**


2180 Fortune Drive, San Jose, CA 95131, USA

Tel: (408) 944-0800 Fax: (408) 474-1000

**PART NUMBER**

The order number for this device is a combination of the following:

Device number, Package type and Operating temperature range





| <b>Order Number</b> | <b>Marking</b> | <b>Package Option</b> |
|---------------------|----------------|-----------------------|
| PL520-00DC          | P520-00DC      | Die – Waffle Pack     |

Micrel Inc., reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Micrel is believed to be accurate and reliable. However, Micrel makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.

**LIFE SUPPORT POLICY:** Micrel's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of Micrel Inc.

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

-  [View PL520-00DC on WIN SOURCE](#)
-  [Microchip Technology](#) Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management