THE DATASHEET OF

DM74AS374N

www.win-source.net 0086-755-83957316

FAIRCHILD SEMICONDUCTOR™

October 1986
Revised March 2000

DM74AS374
Octal D-Type Edge-Triggered Flip-Flops with 3-STATE Outputs

General Description

These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the AS374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs.

A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with LS and ALS TTL counterparts
- Improved AC performance over LS and ALS TTL counterparts
- 3-STATE buffer-type outputs drive bus lines directly

Ordering Code:

Order Number	Package Number	Package Description
DM74AS374WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74AS374N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



© 2000 Fairchild Semiconductor Corporation

Function Table

$\overline{\text{Output}}$ Control	Clock	D	Output Q
L	↑	H	H
L	↑	L	L
L	L	X	Q_0
H	X	X	Z

L = LOW State
H = HIGH State
X = Don't Care
↑ = Positive Edge Transition
Z = High Impedance State
Q_0 = Previous Condition of Q

Logic Diagram



Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	−65°C to +150°C
Typical θ_{JA}	
N Package	52.5°C/W
M Package	70.5°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V_{CC}	Supply Voltage		4.5	5	5.5	V
V_{IH}	High Level Input Voltage		2			V
V_{IL}	Low Level Input Voltage				0.8	V
I_{OH}	High Level Output Current				−15	mA
I_{OL}	Low Level Output Current				48	mA
f_{CLK}	Clock Frequency		0		125	MHz
t_W	Width of Clock Pulse	HIGH	4			ns
		LOW	3			
t_{SU}	Data Setup Time (Note 2)		2↑	0		ns
t_H	Data Hold Time (Note 2)		3↑	0		ns
T_A	Operating Free Air Temperature		0		70	°C

Note 2: The (↑) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditions		Min	Typ	Max	Units
V_{IK}	Input Clamp Voltage	V_{CC} = 4.5V, I_I = −18 mA				−1.2	V
V_{OH}	HIGH Level	V_{CC} = 4.5V, I_{OH} = Max		2.4	3.2		V
	Output Voltage	I_{OH} = −2 mA, V_{CC} = 4.5V to 5.5V		V_{CC} − 2			
V_{OL}	LOW Level Output Voltage	V_{CC} = 4.5V, I_{OL} = Max			0.35	0.5	V
I_I	Input Current @ Max Input Voltage	V_{CC} = 5.5V, V_{IH} = 7V				0.1	mA
I_{IH}	HIGH Level Input Current	V_{CC} = 5.5V, V_{IH} = 2.7V				20	µA
I_{IL}	LOW Level Input Current	V_{CC} = 5.5V, V_{IL} = 0.4V				−0.5	mA
I_O	Output Drive Current	V_{CC} = 5.5V, V_O = 2.25V		−30		−112	mA
I_{OZH}	OFF-State Output Current, HIGH Level Voltage Applied	V_{CC} = 5.5V, V_O = 2.7V				50	µA
I_{OZL}	OFF-State Output Current, LOW Level Voltage Applied	V_{CC} = 5.5V, V_O = 0.4V				−50	µA
I_{CC}	Supply Current	V_{CC} = 5.5V, Outputs Open	Outputs HIGH		77	120	mA
			Outputs LOW		84	128	
			Outputs Disabled		84	128	

Switching Characteristics

over recommended operating free air temperature range

Symbol	Parameter	Conditions	From	To	Min	Max	Units
f_{MAX}	Maximum Clock Frequency	V_{CC} = 4.5V to 5.5V			125		MHz
t_{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	R_L = 500Ω	Clock	Any Q	3	8	ns
t_{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	C_L = 50 pF	Clock	Any Q	4	9	ns
t_{PZH}	Output Enable Time to HIGH Level Output		Output Control	Any Q	2	6	ns
t_{PZL}	Output Enable Time to LOW Level Output		Output Control	Any Q	3	10	ns
t_{PHZ}	Output Disable Time from HIGH Level Output		Output Control	Any Q	2	6	ns
t_{PLZ}	Output Disable Time from LOW Level Output		Output Control	Any Q	2	6	ns

Physical Dimensions inches (millimeters) unless otherwise noted



20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
Package Number M20B

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

- View DM74AS374N on WIN SOURCE
- Fairchild/ON Semiconductor Information

Optimize Your Supply Chain with WIN SOURCE Solutions

- Global Sourcing Solution
- Obsolete Management
- Cost Control Management
- Shortage Management
- Alternative Solution
- Excess Inventory Management