



**THE DATASHEET OF**  
**14230R-1500**



## FT 3120® and FT 3150® Free Topology Smart Transceivers



FT 3120 transceiver in a 44-pin TQFP package<sup>[1]</sup>

### Description

The FT 3120 and FT 3150 Free Topology Smart Transceivers integrate a Neuron® 3120 or Neuron 3150 network processor core, respectively, with a free topology twisted pair transceiver to create a low cost, smart transceiver on a chip. Combined with Echelon's high performance FT-X1 or FT-X2 Communication Transformer, the FT 3120 and FT 3150 smart transceivers set new benchmarks for performance, robustness, and low cost. Ideal for use in LONWORKS® devices destined for building, industrial, transportation, home, and utility automation applications, the FT 3120 and FT 3150 Free Topology Smart Transceivers can be used in both new product designs and as a means of cost reducing existing nodes.

The integral transceiver is fully compatible with the TP/FT-10 channel and can communicate with devices using Echelon's FTT-10A Free Topology Transceiver, and, when used with suitable DC isolation capacitors, the LPT-11 Link Power Transceiver. The free topology transceiver supports polarity insensitive cabling using a star, bus, daisy-chain, loop, or combination topology (see Figure 1)—freeing the installer from the need to adhere to a strict set of wiring rules. Free topology wiring reduces the time and expense of node installation by allowing the wiring to be installed in the most expeditious and cost-effective manner. It also simplifies network expansion by eliminating restrictions on wire routing, splicing, and node placement.

The FT 3120 Free Topology Smart Transceiver is a complete system-on-a-chip that is targeted at cost-sensitive and small form factor designs with a need for up to 4Kbytes of application code. The Neuron 3120 core operates at up to 40MHz<sup>[2]</sup>, and includes 4Kbytes of EEPROM and 2Kbytes of RAM. The Neuron firmware is pre-programmed in an on-chip ROM. The application code is stored in the embedded EEPROM memory and may be updated over

- ▼ Combines an ANSI/CEA 709.3-1999 compliant free topology twisted pair transceiver with a Neuron 3120 or Neuron 3150 network processor core
- ▼ Supports polarity insensitive free topology star, daisy chain, bus, loop, or mixed topology wiring
- ▼ 78 kilobits per second bit rate for distances up to 500 meters in free topology or 2700 meters in bus topology with double terminations
- ▼ High performance Neuron network processor core enables concurrent processing of application code and network packets (40MHz maximum for FT 3120 smart transceiver, 20MHz maximum for FT 3150 smart transceiver)
- ▼ 4Kbytes of embedded EEPROM for application code and configuration data on the FT 3120 smart transceiver and 0.5Kbytes of embedded EEPROM for configuration data on the FT 3150 smart transceiver
- ▼ Interface for external memory for devices with larger memory requirements (FT 3150 smart transceiver only)
- ▼ 2Kbytes of embedded RAM for buffering network data and network variables
- ▼ 11 I/O pins with 34 programmable standard I/O modes minimizing external interface circuitry
- ▼ Unique 48-bit Neuron ID in every device for network installation and management
- ▼ Compact external transformer with patent pending architecture providing exceptional immunity from magnetic interference and high frequency common mode noise
- ▼ Compatible with TP/FT-10 channels using FTT-10 and/or FTT-10A Free Topology Transceivers and, with suitable DC blocking capacitors, LPT-10 Link Power Transceivers
- ▼ Communications parameters preprogrammed for the TP/FT-10 channel at 10MHz
- ▼ 5V operation with low power consumption
- ▼ -40 to +85°C operating temperature range<sup>[3, 4]</sup>

the network. The FT 3120 smart transceiver is offered in a 32-lead SOIC package as well as a compact 44-lead TQFP package.

The FT 3150 Free Topology Smart Transceiver includes a 20MHz Neuron 3150 core, 0.5Kbytes of EEPROM, and 2Kbytes of RAM. Through its external memory bus, the FT 3150 smart transceiver can address up to 58Kbytes of external memory, of which 16Kbytes of external nonvolatile memory is dedicated to the Neuron firmware. The FT 3150 transceiver is supplied in a 64-lead TQFP package.

The embedded EEPROM may be written up to 10,000 times with no data loss. Data stored in the EEPROM will be retained for at least 10 years.<sup>[3]</sup>

#### Notes:

<sup>1</sup> See table on FT 3120 and FT 3150 Free Topology Smart Transceiver Ordering Information for other product offerings and description.

<sup>2</sup> The FT 3120 Free Topology Smart Transceiver is designed to run at frequencies up to 40MHz using an external clock oscillator. External oscillators may take several milliseconds to stabilize after power-up. The FT 3120 Free Topology Smart Transceiver operating at 40MHz should be held in reset until the CLK1 input is stable. With some oscillators, this may require the use of a power-on-reset-pulse stretching Low-Voltage Detection chip/circuit. Check the oscillator specifications for more information on startup stabilization times.

<sup>3</sup> EEPROM programming must be limited to -25 to 85°C for a 10-year data retention over the -40 to 85°C operating temperature range.

<sup>4</sup> Maximum junction temperature should not exceed 105°C.  $T_{junction}$  can be calculated as follows:  $T_{junction} = T_{Ambient} + V \cdot I \cdot \theta_{JA}$  where  $\theta_{JA}$  for 32-pin SOIC = 51°C/W,  $\theta_{JA}$  for 44-pin TQFP = 43°C/W, and  $\theta_{JA}$  for 64-pin TQFP = 44°C/W.

## Typical Free Topologies Supported by the FT 3120 and FT 3150 Free Topology Smart Transceivers




Figure 1

Three different versions of the FT 3120 and FT 3150 Free Topology Smart Transceivers are available to meet a wide range of applications and packaging requirements. See FT 3120 and FT 3150 Free Topology Smart Transceiver Ordering Information below for product offerings and descriptions.

The FT-X1 is a through-hole communication transformer while the FT-X2 is a surface mount transformer. Either transformer can be used with the FT 3120 or FT 3150 Free Topology Smart Transceivers. The FT-X1 and FT-X2 transformers have similar noise immunity and performance characteristics.

Models 14212R-500, 14222R-800, 14230R-450, 14240R, and 14250R-300 are compliant with the European Directive 2002/95/EC on the restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment.

### Flexible I/O, Simple Configuration

The FT 3120 and FT 3150 Free Topology Smart Transceivers provide 11 I/O pins which may be configured to operate in one or more of 34 predefined standard input/output modes. Combining a wide range of I/O models with two on-board timer/counters enable the FT 3120 and FT 3150 smart transceivers to interface to application circuits with minimal external logic or software development.

### Easy Interface to Any Host MCU

The FT 3120 and FT 3150 Free Topology Smart Transceivers can be easily interfaced to other host MCUs via Echelon's ShortStack® or MIP firmware. When used with the ShortStack or MIP firmware, the Smart Transceiver enables any OEM product with a host microcontroller to quickly and inexpensively become a networked, Internet-

accessible device. The ShortStack firmware uses an SCI or SPI serial interface to communicate between the host and the Smart Transceiver. The MIP uses a high performance parallel or dual-ported RAM interface.

### Advanced Network Noise Protection

The FT 3120 and FT 3150 Free Topology Smart Transceivers are composed of two components — the FT 3120/FT 3150 IC and an external communication transformer. The transformer enables operation in the presence of high frequency common mode noise on unshielded twisted pair networks. Properly designed nodes can meet the rigorous Level 3 requirements of EN 61000-4-6 without the need for a network isolation choke. The transformer also offers outstanding immunity from magnetic noise, eliminating the need for protective magnetic shields in most applications. The transformer is provided in a potted, 6-pin, through-hole plastic package.

FT-X1/FT-X2 Communication Transformers must be ordered separately. See FT 3120 and FT 3150 Free Topology Smart Transceiver Ordering Information for product offerings and descriptions. The FT 3120 / FT 3150 Free Topology Smart Transceiver IC and the FT-X1/FT-X2 Communication Transformer are designed to be used as a pair and therefore must be implemented together in all designs. No transformer other than the FT-X1 or FT-X2 Communication Transformer may be used with either the FT 3120 or FT 3150 Free Topology Smart Transceiver IC, or the smart transceiver warranty will be void.

A typical FT 3120 or FT 3150 based device requires a power source, crystal and an I/O interface to the device being controlled (see Figure 3 for a typical FT 3120 / FT 3150 based device).

## Upgrade While Preserving Your Software and Hardware Investment

The FT 3120 Free Topology Smart Transceiver is pin compatible with Neuron 3120 Chips from Cypress and Toshiba, and the FT 3150 Free Topology Smart Transceiver is pin compatible with Neuron 3150 Chips from Cypress and Toshiba. The 6-pin FT-X1 through-hole communication transformer is pin compatible with Echelon's 9-pin FTT-10A Twisted Pair Transceiver, and is keyed to prevent accidental reversal during insertion in the printed circuit card. In most cases the FT 3120 and FT 3150 IC will directly replace a Neuron Chip, and the FT-X1 Communication Transformer will replace the FTT-10A Transceiver in an existing design without requiring any layout changes, only a recompilation of the application code.<sup>5</sup>

The figure below presents a block diagram view of how an FT 3120-E4S40 IC and FT-X1 Communication Transformer will replace a 32-pin SOIC Neuron 3120 Chip and FTT-10A Transceiver. The FT 3120-E4S40 IC is supplied as a pin compatible 32-pin SOIC together with an FT-X1 Communication Transformer.<sup>6</sup>

Software updates necessary to support the Free Topology Smart Transceivers on Echelon's LonBuilder® and NodeBuilder® development tools are available from Echelon's Web site at [www.echelon.com/toolbox](http://www.echelon.com/toolbox). Programming solutions for the FT 3120 Free Topology Smart Transceiver are available from BP Microsystems. The FT 3120 Free Topology Smart Transceiver is also compatible with the previous generation Model 21700 Neuron 3120 Chip Programmer from Echelon.

## End-to-End Solutions

Echelon provides all of the building blocks required to successfully design and field cost-effective, robust products based on the FT 3120 and FT 3150 Free Topology Smart Transceivers. Our end-to-end solutions include a comprehensive set of development tools, network interfaces, routers, and network tools. Pre-production design review services, training, and worldwide technical support—including on-site support—are available through Echelon's LonSupport™ technical assistance program.

## Upgrading to an FT 3120-E4S40 IC and FT-X1 Communication Transformer from a 32-pin SOIC Neuron 3120 Chip and FTT-10A




Figure 2

### Notes:

<sup>5</sup> Certain devices providing Rx packet detection LEDs may not be pin compatible with the FT 3120 and FT 3150 Free Topology Smart Transceiver. Contact Echelon for details.

<sup>6</sup> The FT-X1/FT-X2 Communication Transformer must be ordered separately and must be used with the FT 3120 / FT 3150 Free Topology Smart Transceiver IC in all designs.

## Typical FT 3120 / FT 3150 Free Topology Smart Transceiver based Node




Figure 3

## FT 3120 / FT 3150 Free Topology Smart Transceiver Block Diagram




Figure 4

# FT 3120 / FT 3150 Free Topology Smart Transceiver IC Pin Configurations




Figure 5a

Figure 5b




Figure 5c

**Notes:**

- 7 The small dimple at the bottom left of the marking indicates pin 1.
- 8 NC (No Connect) — Should not be used. (These pins are reserved for internal testing.)

## FT 3120 / FT 3150 Free Topology Smart Transceiver IC Pin Descriptions

Pin Name	Type	Pin Functions	FT 3150-P20 TQFP-64 Pin Number	FT 3120-E4S40 SOIC-32 Pin Number	FT 3120-E4P40 TQFP-44 Pin Number
CLK1	Input	Oscillator connection or external clock input.	24	15	15
CLK2	Output	Oscillator connection. Leave open when external clock is input to CLK1. Maximum of one external HCMOS equivalent load.	23	14	14
RESET	I/O (Built-in Pull-up)	Reset pin (active LOW). Note: The allowable external capacitance connected to the RESET pin is 100pF-1000pF.	6	1	40
SERVICE	I/O (Built-in Configurable Pull-up)	Service pin (active LOW). Alternates between input and output at a 76Hz rate.	17	8	5
IO0-IO3	I/O	Large current-sink capacity (20mA). General I/O port. The output of timer/counter 1 may be routed to IO0. The output of timer/counter 2 may be routed to IO1.	2, 3, 4, 5	7, 6, 5, 4	4, 3, 2, 43
IO4-IO7	I/O (Built-in Configurable Pull-up)	General I/O port. The input of timer/counter 1 may be derived from one of IO4-IO7. The input to timer/counter 2 may be derived from IO4.	10, 11, 12, 13	3, 30, 29, 28	42, 36, 35, 32
IO8-IO10	I/O	General I/O port. May be used for serial communication under firmware control.	14, 15, 16	27, 26, 24	31, 30, 27
D0-D7	I/O	Bi-directional memory data bus.	43, 42, 38, 37, 36, 35, 34, 33	N/A	N/A
R $\overline{W}$	Output	Read/write control output for external memory.	45	N/A	N/A
$\overline{E}$	Output	Enable clock control output for external memory.	46	N/A	N/A
A0-A15	Output	Memory address output port.	47, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60 61, 62, 63, 64	N/A	N/A
V <sub>DD</sub>	Power	Power input (5V nom). All V <sub>DD</sub> pins must be connected together externally.	7, 20, 22, 26, 40, 41, 44	2, 11, 12, 18, 25, 32	9, 10, 19, 29, 38, 41
V <sub>SS</sub>	Power	Power input (0V, GND). All V <sub>SS</sub> pins must be connected together externally.	8, 19, 21, 25, 39	9, 13, 16, 23, 31	7, 13, 16, 26, 37
ICTMode	Input	In-circuit test mode control. Driving the ICTMode high and RESET low will put the device in the In-Circuit Test mode (all pins are placed in a high impedance state).	9	10	8
T1	I/O	Analog pin to be interfaced with T1 of the external transformer. Corresponds to CP0 on Toshiba and Cypress Neuron Chips.	28	19	20
T2	I/O	Analog pin to be interfaced with T2 of the external transformer. Corresponds to CP1 on Toshiba and Cypress Neuron Chips.	29	20	21
COMM_ACTIVE	Output	May be used to monitor, transmit/receive activity. Driven high during data transmissions, driven low when receiving data and kept at high impedance otherwise.	30	17	18
SLEEP	Output	SLEEP. May be configured as an output to indicate when the FT 3120 / FT 3150 is in sleep mode. Corresponds to CP3 on Toshiba and Cypress Neuron Chips.	31	21	24
RTMP	Input	Reserved for future use. Must be pulled up to 5V. Corresponds to CP4 on Toshiba and Cypress Neuron Chips.	32	22	25
NC	—	No connect. Must be left open.	1, 18, 27, 48, 49	N/A	1, 6, 11, 12, 17, 22, 23, 28, 33, 34, 39, 44

## FT-X1 Communication Transformer Pin Configuration

6-pin through-hole transformer (top view)




Figure 6a

## FT-X2 Communication Transformer Pin Configuration

4-pin surface mount transformer (top view)



Figure 6b

## FT-X1/FT-X2 Communication Transformer Pin Descriptions

Pin Name	Pin Function	Transformer Pin Number
NET_B	Network Port, polarity Insensitive	1
NET_A	Network Port, polarity Insensitive	2
T1	Internally connects to pin 5. Alternate connection to T1 pin on the FT 3120 / FT 3150 IC. Corresponds to the RXD pin on the FTT-10A (for replacement with FT-X1).	3 (Not used on FT-X2)
T2	Internally connects to pin 6. Alternate connection to T2 pin on the FT 3120 / FT 3150 IC. Corresponds to the TXD pin on the FTT-10A (for replacement with FT-X1).	4 (Not used on FT-X2)
T1	Connects to the ESD/transient protection circuitry and T1 pin on the FT 3120 / FT 3150 IC. Internally connects to pin 3 of the FT-X1. Corresponds to the T1 pin on the FTT-10A (for replacement with FT-X1).	5
T2	Connects to the ESD/transient protection circuitry and T2 pin on the FT 3120 / FT 3150 IC. Internally connects to pin 4 of the FT-X1. Corresponds to the T2 pin on the FTT-10A (for replacement with FT-X1).	6

## Electrical Characteristics (VDD = 4.75-5.25V)

Parameter	Description	Min.	Max.	Unit
V <sub>IL</sub>	Input Low Voltage IO0-IO10, $\overline{\text{SERVICE}}$ , D0-D7, $\overline{\text{RESET}}$		0.8	V
V <sub>IH</sub>	Input High Voltage IO0-IO10, $\overline{\text{SERVICE}}$ , D0-D7, $\overline{\text{RESET}}$	2.0		V
V <sub>OL</sub>	Low-Level Output Voltage I <sub>out</sub> < 20 $\mu$ A Standard Outputs (I <sub>OL</sub> = 1.4 mA) <sup>[9]</sup> High Sink (IO0-IO3), $\overline{\text{SERVICE}}$ , $\overline{\text{RESET}}$ (I <sub>OL</sub> = 20 mA) High Sink (IO0-IO3), $\overline{\text{SERVICE}}$ , $\overline{\text{RESET}}$ (I <sub>OL</sub> = 10 mA) Maximum Sink (COMM_ACTIVE) (I <sub>OL</sub> = 40 mA) Maximum Sink (COMM_ACTIVE) (I <sub>OL</sub> = 15 mA)		0.1 0.4 0.8 0.4 1.0 0.4	V
V <sub>OH</sub>	High-Level Output Voltage I <sub>out</sub> < 20 $\mu$ A Standard Outputs (I <sub>OH</sub> = -1.4 mA) <sup>[9]</sup> High Sink (IO0-IO3), $\overline{\text{SERVICE}}$ (I <sub>OH</sub> = -1.4 mA) Maximum Sink (COMM_ACTIVE) (I <sub>OL</sub> = -40 mA) Maximum Sink (COMM_ACTIVE) (I <sub>OL</sub> = -15 mA)	V <sub>DD</sub> - 0.1 V <sub>DD</sub> - 0.4 V <sub>DD</sub> - 0.4 V <sub>DD</sub> - 1.0 V <sub>DD</sub> - 0.4		V
V <sub>hys</sub>	Hysteresis (Excluding CLK1)	175		mV
I <sub>in</sub>	Input Current (Excluding Pull-ups) (V <sub>SS</sub> to V <sub>DD</sub> ) <sup>[10]</sup>		+/- 10	$\mu$ A
I <sub>pu</sub>	Pull-up Source Current (V <sub>out</sub> = 0 V, Output = High-Z) <sup>[10]</sup>	60	260	$\mu$ A
I <sub>DD</sub>	Operating Mode Supply Current <sup>[11, 12]</sup> 40MHz Clock	I <sub>DD</sub> (receive) I <sub>DD</sub> (transmit)	60 75	mA mA
	20MHz Clock	I <sub>DD</sub> (receive) I <sub>DD</sub> (transmit)	42 57	mA mA
	10MHz Clock	I <sub>DD</sub> (receive) I <sub>DD</sub> (transmit)	35 50	mA mA
	5MHz Clock	I <sub>DD</sub> (receive) I <sub>DD</sub> (transmit)	20 35	mA mA

## LVI Trip Point (VDD)

Part Number	Min.	Typ.	Max.	Unit
FT 3120 and FT 3150	3.8	4.1	4.4	V

## External Memory Interface Timing — FT 3150 (VDD = 4.75 to 5.25 V, TA = -40 to +85 C)[3]

See Figures 7 through 12 for detailed measurement information)

Parameter	Description	CL	Min.	Max.	Unit
t <sub>cy</sub>	Memory Cycle Time (System Clock Period)		100	400	ns
PW <sub>EH</sub>	Pulse Width, $\overline{\text{E}}$ High <sup>[13]</sup>		t <sub>cy</sub> /2 - 5	t <sub>cy</sub> /2 + 5	ns
PW <sub>EL</sub>	Pulse Width, $\overline{\text{E}}$ Low		t <sub>cy</sub> /2 - 5	t <sub>cy</sub> /2 + 5	ns
t <sub>AD</sub>	Delay, $\overline{\text{E}}$ High to Address Valid	30pF 50pF		35 45	ns
t <sub>AH</sub>	Address Hold Time After $\overline{\text{E}}$ High	$\geq$ 30pF	10		ns
t <sub>RD</sub>	Delay, $\overline{\text{E}}$ High to R/W Valid Read	30pF 50pF		25 45	ns
t <sub>RH</sub>	R/W Hold Time Read After $\overline{\text{E}}$ High	$\geq$ 30pF	5		
t <sub>WR</sub>	Delay, $\overline{\text{E}}$ High to R/W Valid Write	30pF 50pF		25 45	ns
t <sub>WH</sub>	R/W Hold Time Write After $\overline{\text{E}}$ High	$\geq$ 30pF	5		
t <sub>DSR</sub>	Read Data Setup Time to $\overline{\text{E}}$ High	30pF 50pF	15 25		ns
t <sub>DHR</sub>	Data Hold Time Read After $\overline{\text{E}}$ High	$\geq$ 30pF	0		
t <sub>DHW</sub>	Data Hold Time Write After $\overline{\text{E}}$ High <sup>[14]</sup>	$\geq$ 30pF	10		
t <sub>DDW</sub>	Delay, $\overline{\text{E}}$ Low to Data Valid	30pF 50pF		12 60	ns
t <sub>acc</sub> [15]	External Read Access Time (t <sub>acc</sub> = t <sub>cy</sub> - t <sub>AD</sub> - t <sub>DSR</sub> ) at 20MHz Input Clock	30pF		50	ns
t <sub>acc</sub> [15]	External Read Access Time (t <sub>acc</sub> = t <sub>cy</sub> - t <sub>AD</sub> - t <sub>DSR</sub> ) at 10MHz Input Clock	50pF		130	ns

### Notes:

<sup>9</sup> Standard outputs are IO4-IO10. ( $\overline{\text{RESET}}$  is an open drain input/output. CLK2 must have  $\leq$  15pF load.) For FT 3150, standard outputs also include A0-A15, D0-D7,  $\overline{\text{E}}$ , and R/W.

<sup>10</sup> IO4-IO7 and  $\overline{\text{SERVICE}}$  have configurable pull-ups.  $\overline{\text{RESET}}$  has a permanent pull-up.

<sup>11</sup> Supply current measurement conditions: all outputs under no-load conditions, all inputs  $\leq$  0.2V or  $\geq$  (VDD - 0.2V), configurable pull-ups off and crystal oscillator clock input disabled.

<sup>12</sup> Maximum supply current values are at midpoint of supply voltage range.

<sup>13</sup> t<sub>cy</sub> = 2/f where f is the input clock (CLK1) frequency (20, 10, or 5 MHz).

<sup>14</sup> The data hold parameter, t<sub>DHW</sub>, is measured to disable levels shown in Figure 12, rather than to the traditional data invalid levels.

<sup>15</sup> This parameter considers only the memory read access time from address to data. This does not allow for chip enable decode. A more thorough analysis should be performed for any given design.





Figure 7. External Memory Interface Timing Diagram


TEST SIGNAL




$C_L = 20 \text{ pF}$  for  $\bar{E}$

$C_L$  as specified in table for all other signals

**Figure 8. Signal Loading for Timing Specifications**




**Figure 9. Test Point Levels for  $\bar{E}$  Pulse Width Measurements**




A — Signal valid-to-signal valid specification (maximum or minimum)

B — Signal valid-to-signal invalid specification (maximum or minimum)

**Figure 10. Drive Levels and Test Point Levels for Timing Specifications Unless Otherwise Specified**



**Figure 11. Test Point Levels for High impedance-to-Driven Time Measurements**



$V_{OH}$  — Measured high output drive level

$V_{OL}$  — Measured low output drive level

**Figure 12. Test Point Levels for Driven-to-High impedance Time Measurements**

# Recommended FT 3120 / FT 3150 Free Topology Smart Transceiver IC Pad Layouts




Figure 13a




Figure 13b




Figure 13c

## Recommended FT-X2 Pad Layout (4 pins)




Figure 14

# FT 3120 / FT 3150 Free Topology Smart Transceiver IC Package Diagrams

32-Lead (450 MIL) Molded SOIC S34




Figure 15a

44-Lead Thin Plastic Quad Flat Pack A44




Figure 15b

64-Lead Thin Plastic Quad Flat Pack (14 x 14 x 1.4 mm) A65




Figure 15c

FT-X1 Communication Transformer Top View  
 (Dimensions in mm)




Figure 16a

FT-X1 Communication Transformer Side View  
 (Dimensions in mm)




Figure 16b

## FT-X2 Communication Transformer SMT Package Diagram




Figure 17

### General Specifications

Data Communications Type	Differential Manchester coding
Network Polarity	Polarity insensitive
Isolation Between Network and	
0-60Hz, 60 seconds	1000Vrms
0-60Hz, continuous	277Vrms <sup>[16]</sup>
EMI	Designed to comply with FCC Part 15 Level B and EN55022 Level B
ESD	Designed to comply with EN 61000-4-2, Level 4
Radiated Electromagnetic Susceptibility	Designed to comply with EN 61000-4-3, Level 3
Fast Transient/Burst Immunity	Designed to comply with EN 61000-4-4, Level 4
Surge Immunity	Designed to comply with EN 61000-4-5, Level 3
Conducted RF Immunity	Designed to comply with EN 61000-4-6, Level 3
Safety Approvals (FT-X1/FT-X2 Communication Transformer)	Recognized by UL to Standards UL 60950, 2000 and CSA C22.2 No. 60950, 2000 Recognized by TÜV EN 60950
Transmission Speed	78 kilobits per second
Number of Transceivers Per Segment	Up to 64
Network Wiring	24 to 16AWG twisted pair; see User's Guide or <i>Junction Box and Wiring Guidelines</i> application note for qualified cable types
Network Length in Free Topology <sup>[17]</sup>	1000m (3,280 feet) maximum total wire with one repeater 500m (1,640 feet) maximum total wire with no repeaters 500m (1,640 feet) maximum device-to-device distance
Network Length in Doubly Terminated Bus Topology <sup>[17]</sup>	5400m (17,710 feet) with one repeater 2700m (8,850 feet) with no repeaters

Maximum Stub Length in Doubly-Terminated Bus Topology	3m (9.8 feet)
Network Termination	One terminator in free topology; two terminators in bus topology (see <i>FT 3120 / FT 3150 Free Topology Smart Transceiver Data Book</i> )
Power-down Network Protection	High impedance when unpowered
Physical Layer Repeater	The FT 3120/FT 3150 Free Topology Smart Transceiver cannot be used to implement a physical layer repeater. In the event that the limits on the number of transceivers or total wire distance are exceeded, FTT-10A transceivers may be used to create physical layer repeaters. See <i>FTT-10A Free Topology Transceiver User's Guide</i> for more details.
Operating Temperature	-40 to 85°C <sup>[3]</sup>
Operating Humidity	25-90% RH @ 50°C, non-condensing
Non-operating Humidity	95% RH @ 50°C, non-condensing
Vibration	1.5g peak-to-peak, 8Hz-2kHz
Mechanical Shock	100g (peak)
Reflow Soldering Temperature Profile	Refer to Joint Industry Standard document <i>IPC/JEDEC J-STD-020C</i> (July 2004)
Peak Reflow Soldering Temperature	220°C (Models 14210-500 and 14211-500) 235°C (Models 14220-800, 14221-800, and 14230-450) 245°C (Model 14212R-500) 260°C (Models 14222R-800 and 14230R-450) 245°C (FT-X2 Model 14250R-300)

**Ordering Information** (Note: The FT 3120/FT 3150 Free Topology Smart Transceiver IC and the FT-X1/FT-X2 Communication Transformer must be ordered in the same quantities.)

The following tables lists the non-RoHS compliant Free Topology Smart Transceivers. These products will be discontinued after Q4 2005.

Free Topology Smart Transceiver IC Product Number	Model Number	Firmware Version	Maximum Input Clock	EEPROM	RAM	ROM	External Memory Interface	IC Package	(Factory Default On-Chip) Data Comm Parameters
<b>FT 3120-E4S40</b>	14210-500	v13	40MHz	4K Bytes	2K Bytes	12K Bytes	No	32 SOIC	TP/XF-1250
<b>FT 3120-E4S40</b>	14211-500	v13	40MHz	4K Bytes	2K Bytes	12K Bytes	No	32 SOIC	TP/FT-10 @ 10MHz
<b>FT 3120-E4P40</b>	14220-800	v13	40MHz	4K Bytes	2K Bytes	12K Bytes	No	44 TQFP	TP/XF-1250
<b>FT 3120-E4P40</b>	14221-800	v13	40MHz	4K Bytes	2K Bytes	12K Bytes	No	44 TQFP	TP/FT-10 @ 10MHz
<b>FT 3150-P20</b>	14230-450	N/A	20MHz	0.5K Bytes	2K Bytes	N/A	Yes	64 TQFP	N/A

The following tables lists the RoHS compliant Free Topology Smart Transceivers.

Free Topology Smart Transceiver IC Product Number	Model Number	Firmware Version	Maximum Input Clock	EEPROM	RAM	ROM	External Memory Interface	IC Package	(Factory Default On-Chip) Data Comm Parameters
<b>FT 3120-E4S40</b>	14212R-500	v16	40MHz	4K Bytes	2K Bytes	12K Bytes	No	32 SOIC	TP/FT-10 @ 10MHz
<b>FT 3120-E4P40</b>	14222R-800	v16	40MHz	4K Bytes	2K Bytes	12K Bytes	No	44 TQFP	TP/FT-10 @ 10MHz
<b>FT 3150-P20</b>	14230R-450	N/A	20MHz	0.5K Bytes	2K Bytes	N/A	Yes	64 TQFP	N/A

**Notes:**


<sup>16</sup> Safety agency hazardous voltage barrier requirements are not supported.

<sup>17</sup> Network segment length varies depending on wire type. See *Junction Box and Wiring Guidelines* application note for detailed specifications.

## Free Topology Smart Transceiver Product Number Description

Communication Transformer Product Number	Model Number	Transformer Package	RoHS Compliant
FT-X1	14240	6-pin through-hole	No
FT-X1	14240R	6-pin through-hole	Yes
FT-X2	14250R-300	4-pin surface-mount	Yes

FT 3120 - E4 S40



## Documentation

The *FT 3120 / FT 3150 Free Topology Smart Transceiver Data Book* may be downloaded from Echelon's web site, or ordered through Echelon's literature fulfillment department.

Product	Echelon Part Number
FT 3120 / FT 3150 Free Topology Smart Transceiver Data Book	005-0139-01

Copyright © 2000-2006, Echelon Corporation. Echelon, LON, LonWORKS, LonMARK, LonBuilder, NodeBuilder, LonManager, LonTalk, LonUsers, LonPoint, Digital Home, Neuron, 3120, 3150, LNS, iLON, LonWORLD, ShortStack, Panoramix, LonMaker, the Echelon logo, and the LonUsers logo are trademarks of Echelon Corporation registered in the United States and other countries. LonLink, LonResponse, LonSupport, LonNews, Open Systems Alliance, OpenLDV, Powered by Echelon, LNS Powered by Echelon, Panoramix Powered by Echelon, LonWORKS Powered by Echelon, Networked Energy Services Powered by Echelon, NES Powered by Echelon, Digital Home Powered by Echelon, Pyxos, and Thinking Inside the Box are trademarks of Echelon Corporation. Other trademarks belong to their respective holders.

Disclaimer

Neuron Chips, Smart Transceivers, and other OEM Products were not designed for use in equipment or systems which involve danger to human health or safety or a risk of property damage and Echelon assumes no responsibility or liability for use of the Neuron Chips or Free Topology Twisted Pair Transceiver Modules in such applications. ECHELON MAKES AND YOU RECEIVE NO WARRANTIES OR CONDITIONS, EXPRESS, IMPLIED, STATUTORY OR IN ANY COMMUNICATION WITH YOU, AND ECHELON SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

003-0337-01G

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View 14230R-1500 on WIN SOURCE](#)

 [Echelon Information](#)

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management