



**THE DATASHEET OF  
NB3N4666CDTR2G**



# 3.3 V Quad LVCMOS Differential Line Receiver Translator

## NB3N4666C

### Description

The NB3N4666C is a quad-channel LVDS line receiver/translator offering data rates up to 400 Mbps (200 MHz) and low power consumption. The NB3N4666C receiver incorporates input fail-safe protection circuit that provides a known output voltage under input open-circuit and terminated (100 Ω) conditions. The four independent inputs accept differential signals such as: M-LVDS, LVDS, LVPECL and HCSL and translates them to a single-ended, 3.3 V LVCMOS.


The NB3N4666C also offers active high and active low enable/disable inputs (EN and  $\overline{EN}$ ) that allow users to control outputs of all four receivers. These inputs enable or disable the receivers and switch the outputs to an active or high impedance state respectively (see Table 2). The high impedance mode feature helps to reduce the quiescent power consumption to less than 10 mW typical, when the outputs of one or more NB3N4666C devices are multiplexed together.

### Features

- Accepts M-LVDS, LVDS, LVPECL and HCSL Differential Input Signal Levels
- Maximum Data Rate of 400 Mbps
- Maximum Clock Frequency of 200 MHz
- 25 ps Typical Channel-to-Channel Skew
- 3.3 ns Maximum Propagation Delay
- 3.3 V  $\pm 10\%$  Power Supply
- High Impedance Outputs When Disabled
  - ◆ Low Quiescent Power < 10 mW Typical
- Supports Open and Terminated Input Fail-safe
- $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  Ambient Operating Temperature
- 16-Pin TSSOP, 5.0 mm x 4.4 mm x 1.2 mm
- These are Pb-Free Devices


### Applications

- Point-to-point Data Transmission
- Backplane Receivers
- Clock Distribution Networks
- Multidrop Buses



TSSOP-16  
DT SUFFIX  
CASE 948F

### MARKING DIAGRAMS



- A = Assembly Location
- L = Wafer Lot
- Y = Year
- W = Work Week
- = Pb-Free Package

(Note: Microdot may be in either location)




Figure 1. Functional Block Diagram

### ORDERING INFORMATION


See detailed ordering and shipping information on page 8 of this data sheet.

# NB3N4666C

**Table 1. PIN DESCRIPTION**

Pin TSSOP	Name	I/O	Description
1	$\overline{IN1}$	Input	Receiver Channel 1 Inverted Input.
2	IN1	Input	Receiver Channel 1 Non-inverted Input.
3	OUT1	LVC MOS Output	Receiver Channel 1 Output.
4	EN	Input Enable	Active High Enable. See Table 2 for output enable function.
5	OUT2	LVC MOS Output	Receiver Channel 2 Output.
6	IN2	Input	Receiver Channel 2 Non-inverted Input.
7	$\overline{IN2}$	Input	Receiver Channel 2 Inverted Input.
8	GND	Power	Power Supply Ground (Note 1)
9	$\overline{IN3}$	Input	Receiver Channel 3 Inverted Input.
10	IN3	Input	Receiver Channel 3 Non-inverted Input.
11	OUT3	LVC MOS Output	Receiver Channel 3 Output.
12	$\overline{EN}$	Inverted Input Enable	Active Low Enable. Defaults Low when left open; internal pull-down resistor. See Table 2 for output enable function.
13	OUT4	LVC MOS Output	Receiver Channel 4 Output.
14	IN4	Input	Receiver Channel 4 Non-inverted Input.
15	$\overline{IN4}$	Input	Receiver Channel 4 Inverted Input.
16	V <sub>CC</sub>	Power	3.3 V $\pm$ 10% Positive Supply Voltage (Note 1)

1. All V<sub>CC</sub> and GND pins must be externally connected to a power supply for proper operation. Bypass each supply pin with 0.01  $\mu$ F to GND.



**Figure 2. TSSOP-16 Pinout (Top View)**

# NB3N4666C

**Table 2. OUTPUT ENABLE FUNCTION**

ENABLES		INPUTS	OUTPUT
EN	EN	IN, IN	OUT
L	H	X	Z
All other combinations of ENABLE inputs		$V_{ID} \geq 100 \text{ mV}$	H
		$V_{ID} \leq -100 \text{ mV}$	L
		Full Fail-safe OPEN or Terminated	H


### Fail-Safe Feature

The multi-level receiver's internal fail-safe circuitry is designed to provide fail-safe protection for floating/open or terminated receiver inputs, and will output a stable High-level voltage state.

**Open Input Pins.** The NB3N4666C is a quad receiver device, and if an application requires only 1, 2 or 3 receivers, the unused channel(s) inputs should be left OPEN. The internal input circuitry will ensure a HIGH stable output state for open inputs.

**Terminated Input.** If the driver to the input is disconnected, in a TRI-STATE or power-off condition, the output will again be in a HIGH state, even with a 100-Ω termination resistor across the input pins.

Do not connect unused receiver inputs to ground or any other voltages.



**Figure 3. Receiver Differential Input Voltage Showing Transition Region**

**Table 3. ATTRIBUTES** (Note 2)

Characteristics		Value
ESD Protection	Human Body Model	6 kV
	Charged Device Model	500 V
$C_{IN}$ - Input Capacitance		4 pF typical
$R_{IN}$ - Input Impedance		> 10 kΩ
$R_{PD}$ - Inverted Input Enable Pull-down Resistor		800 kΩ
Moisture Sensitivity		Level 1
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in
Transistor Count		621
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test		

2. For additional information, see Application Note AND8003/D.

# NB3N4666C

**Table 4. MAXIMUM RATINGS**

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	Supply Voltage Range	GND = 0 V		4.6	V
V <sub>IN</sub>	Input Voltage Range	GND = 0 V		-0.5 to V <sub>CC</sub> +0.5	V
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
θ <sub>JA</sub>	Thermal Resistance (Junction-to-Ambient)	0 lfpm	TSSOP-16	138	°C/W
		500 lfpm	TSSOP-16	108	
θ <sub>JC</sub>	Thermal Resistance (Junction-to-Case)	2S2P	TSSOP-16	33-36	°C/W
T <sub>sol</sub>	Wave Solder (Pb-Free)			265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

**Table 5. DC CHARACTERISTICS** (V<sub>CC</sub> = 3.3 V ± 10%; T<sub>A</sub> = -40°C to +85°C)

Symbol	Characteristic	Min	Typ	Max	Unit
--------	----------------	-----	-----	-----	------

**POWER SUPPLY**

V <sub>CC</sub>	Power Supply Voltage	2.97	3.30	3.63	V
I <sub>CC</sub>	No Load Supply, All Receivers Enabled (EN = V <sub>CC</sub> , $\overline{\text{EN}}$ = GND, inputs open)		10	15	mA
I <sub>CCZ</sub>	No Load Supply, All Receivers Disabled (EN = GND and $\overline{\text{EN}}$ = V <sub>CC</sub> , inputs open)		3	5.5	mA
P <sub>D</sub>	Power Dissipation (Note 6)			300	mW

**LVCMOS OUTPUTS**

V <sub>OH</sub>	Output High Voltage I <sub>OH</sub> = -0.4 mA, Input Terminated (100 Ω Across Differential Inputs) I <sub>OH</sub> = -0.4 mA, Input Shorted	I <sub>OH</sub> = -0.4 mA, V <sub>ID</sub> = +200 mV	2.7	3.0		V
			2.7	3.0		
			2.7	3.0		
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2 mA, V <sub>ID</sub> = -200 mV	GND	0.1	0.25	V
I <sub>OS</sub>	Output Short Circuit Current (Note 4)	Outputs enabled, V <sub>OUT</sub> = 0 V	-15	-48	-120	mA
I <sub>OZ</sub>	Output Off State Current	Outputs disabled, V <sub>OUT</sub> = 0 V or V <sub>CC</sub>	-10	±1	+10	μA

**CONTROL INPUTS (EN,  $\overline{\text{EN}}$ )**

V <sub>IH</sub>	Input HIGH Voltage	V <sub>CC</sub> = 3.3 V	2.0		V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage	V <sub>CC</sub> = 3.3 V	GND		0.8	V
I <sub>I</sub>	Input Current	V <sub>IN</sub> = 0 V or V <sub>CC</sub> , other input = V <sub>CC</sub> or 0 V	-10	±1	+10	μA
V <sub>CL</sub>	Input Clamp Voltage	I <sub>CL</sub> = -18 mA	-1.5	-0.9		V

**DIFFERENTIAL INPUTS (IN,  $\overline{\text{IN}}$ )**

V <sub>CMR</sub>	Input Common Mode Range V <sub>ID</sub> = 200 mV peak to peak; Differential Input Voltage (V <sub>ID</sub> ) (Notes 3 and 5) (Figures 6 and 7)		0.1		2.3	V
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = +2.8 V, V <sub>CC</sub> = 3.6 V or 0 V	-25	±1	+25	μA
		V <sub>IN</sub> = 0 V, V <sub>CC</sub> = 3.6 V or 0 V	-30	±1	+30	
		V <sub>IN</sub> = +3.63 V, V <sub>CC</sub> = 0 V	-30		+30	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Guaranteed by design and characterization. Not tested in production.
4. Output short-circuit current (I<sub>OS</sub>) is specified as magnitude only; a minus sign indicates direction only. Note that only one output should be shorted at a time; do not exceed the maximum junction temperature specification (150°C).
5. The V<sub>CMR</sub> range is reduced for larger V<sub>ID</sub>. Example: if V<sub>ID</sub> = 400 mV, the V<sub>CMR</sub> is 0.2 V to 2.2 V. A V<sub>ID</sub> up to V<sub>CC</sub> may be applied to the IN/ $\overline{\text{IN}}$  inputs with the Common-Mode voltage set to V<sub>CC</sub>/2. Propagation delay and Differential Pulse skew decrease when V<sub>ID</sub> is increased from 200 mV to 400 mV. Skew specifications apply for 200 mV ≤ V<sub>ID</sub> ≤ 800 mV over the common-mode range.
6. Tested with 100 MHz input frequency on all channels, EN = V<sub>CC</sub>,  $\overline{\text{EN}}$  = GND.

# NB3N4666C


**Table 6. AC CHARACTERISTICS** ( $V_{CC} = 3.3\text{ V} \pm 10\%$ ;  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ) (Note 7)

Symbol	Characteristic	Min	Typ	Max	Unit
$f_{MAX}$	Maximum Input Clock Frequency (Note 8) All Channels Switching	200	250		MHz
$f_{DATAMAX}$	Maximum Data Rate	400			Mbps
$t_{plh}/t_{phl}$	Propagation Delay (Note 9) (Figures 5 and 8)	1.8		3.3	ns
$t_{SKEW(o-o)}$	Channel-to-channel Skew (Note 10)	0	25	250	ps
$t_{SKEW(pp)}$	Part-to-part Skew (Note 11)		50	500	ps
$t_{SKEW(p)}$	Pulse Skew $ t_{PHL} - t_{PLH} $ , $V_{CM} = V_{CC}/2$ (Note 12) (Figures 5 and 8)	0	50	300	ps
$t_r/t_f$	Output Rise/Fall Time, 20% – 80% (Figures 5 and 8)		600	1200	ps
$T_{jit}(\phi)$	Additive RMS Phase Jitter Integration Range: 12 kHz – 20 MHz, $f_c = 100\text{ MHz}$ , $25^\circ\text{C}$ , $V_{CC} = 3.3\text{ V}$		161		fs
$t_{plz}/t_{phz}$	Output Disable Time (Figures 9 and 10)	$R_L = 2\text{ k}\Omega$	10	14	ns
$t_{pzl}/t_{pzh}$	Output Enable Time (Figures 9 and 10)	$R_L = 2\text{ k}\Omega$	2	5	ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

7. Generator waveform for all tests, unless otherwise specified:  $f = 50\text{ MHz}$ ,  $C_L = 10\text{ pF}$  (includes jig capacitance),  $t_r$  and  $t_f$  (10% to 90%)  $\leq 2\text{ ns}$  for  $INx/INx$ .
8.  $f_{MAX}$  generator input conditions:  $t_r = t_f < 1\text{ ns}$  (10% to 90%), 50% duty cycle, differential (1.05 V to 1.35 V peak to peak). Output Criteria: 40% – 60% duty cycle,  $V_{OL}$  (max 0.4 V),  $V_{OH}$  (min 2.7 V),  $C_L = 10\text{ pF}$  (stray plus probes)
9. Measured from the differential crosspoint of the input to  $V_{CC}/2$  of the output.
10.  $t_{SKEW(o-o)}$  is defined as skew between outputs of the same device at the same supply voltage and with equal load conditions.
11.  $t_{SKEW(pp)}$  is defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.
12.  $t_{SKEW(p)}$  is the magnitude difference in the differential propagation delay time between the positive-going edge and the negative-going edge of the same channel.

## NB3N4666C



The above phase noise data was captured using Agilent E5052A/B. The data displays the input phase noise and output phase noise used to calculate the additive phase jitter at a specified integration range. The additive RMS phase jitter contributed by the device (integrated between 12 kHz and 20 MHz) is 161 fs.

The additive RMS phase jitter performance of the fanout buffer is highly dependent on the phase noise of the input source.


To obtain the most precise additive phase noise measurement, it is vital that the source phase noise be notably lower than that of the DUT. If the phase noise of the source is greater than the noise floor of the device under test, the source noise will dominate the additive phase jitter calculation and lead to an incorrect negative result for the additive phase noise within the integration range. The Figure above is a good example of the NB3N4666C source generator phase noise having a significantly lower floor than the DUT and results in an additive phase jitter of 161 fs.

NB3N4666C Additive RMS Phase Jitter @ 100 MHz  
12 kHz to 20 MHz = 161 fs

$$\begin{aligned} \text{Additive RMS Phase Jitter} &= \sqrt{(\text{Source} + \text{DUT})^2 - (\text{Source})^2} \\ &= \sqrt{(278.49)^2 - (227.25)^2} \\ &= 161 \text{ fs} \end{aligned}$$


**Figure 4. Typical Phase Noise Plot at  $f_{\text{carrier}} = 100 \text{ MHz}$  at an Operating Voltage of 3.3 V, Room Temperature**

# NB3N4666C




Note:  
 $C_L$  = Load and test jig capacitance (10 pF typical)


**Figure 5. AC Reference Measurement**



**Figure 6. Differential Inputs Driven Differentially**




**Figure 7.  $V_{CMR}$  Diagram**



**Figure 8. Receiver Propagation Delay, Rise and Fall Time**


# NB3N4666C



Notes:

1.  $C_L$  = Load and test jig capacitance (10 pF typical).
2. S1 connected to  $V_{CC}$  for  $T_{PZL}$  and  $T_{PLZ}$  measurements.
3. S1 connected to GND for  $T_{PZH}$  and  $T_{PHZ}$  measurements.

**Figure 9. Test Circuit for Receiver Enable/Disable Delay**




**Figure 10. Receiver Enable/Disable Delay Waveform**

## ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NB3N4666CDTR2G	TSSOP-16 5.0 x 4.4 mm (Pb-Free)	2500 / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS



**TSSOP-16 WB**  
CASE 948F  
ISSUE B

DATE 19 OCT 2006




**NOTES:**


1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.90	5.10	0.193	0.200
B	4.30	4.50	0.169	0.177
C	---	1.20	---	0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
H	0.18	0.28	0.007	0.011
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
M	0°	8°	0°	8°

**RECOMMENDED  
SOLDERING FOOTPRINT\***



**GENERIC  
MARKING DIAGRAM\***



- XXXX = Specific Device Code
- A = Assembly Location
- L = Wafer Lot
- Y = Year
- W = Work Week
- G or ■ = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

\*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

<b>DOCUMENT NUMBER:</b>	<b>98ASH70247A</b>	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
<b>DESCRIPTION:</b>	<b>TSSOP-16</b>	<b>PAGE 1 OF 1</b>

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## ADDITIONAL INFORMATION

### TECHNICAL PUBLICATIONS:

Technical Library: [www.onsemi.com/design/resources/technical-documentation](http://www.onsemi.com/design/resources/technical-documentation)  
onsemi Website: [www.onsemi.com](http://www.onsemi.com)

### ONLINE SUPPORT: [www.onsemi.com/support](http://www.onsemi.com/support)

For additional information, please contact your local Sales Representative at [www.onsemi.com/support/sales](http://www.onsemi.com/support/sales)

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View NB3N4666CDTR2G on WIN SOURCE](#)

 [ON Semiconductor](#) Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management