



**THE DATASHEET OF  
LT5401HMSE#PBF**



# Matched Resistor Network for Precision Amplifiers

## FEATURES

- **Optimized for Use with Fully Differential and Difference Amplifiers**
- **Excellent Matching**
  - **$\pm 0.003\%$  Resistor Ratio Matching (Max)**
  - **96.5dB CMRR (Min)**
  - **$\pm 25\text{ppm}$  Gain Error (Max)**
  - **$\pm 0.5\text{ppm}/^\circ\text{C}$  Matching Temperature Drift (Max)**
- **$\pm 35\text{V}$  Operating Voltage ( $\pm 36\text{V}$  Abs Max)**
- **$8\text{ppm}/^\circ\text{C}$  Absolute Resistor Value Temperature Drift**
- **Long-Term Stability:  $< 8\text{ppm}$  at 6500Hours**
- **ESD Protected Inputs**
- **$-55^\circ\text{C}$  to  $150^\circ\text{C}$  Operating Temperature**
- **10-Lead MSOP Package**

## APPLICATIONS

- Fully Differential Amplifiers
- Difference Amplifiers
- Reference Dividers
- Precision Summing/Subtracting

## DESCRIPTION

The **LT<sup>®</sup>5401** is an ultra-precision matched resistor network optimized for use with fully differential or difference amplifiers, and with excellent matching specifications over the entire temperature range. The LT5401 contains two strings of matched resistors, each providing three tap points. The resulting matched ratios are well suited for precisely setting a differential amplifier's gain or attenuation.


When used to configure differential or difference gain, the LT5401's excellent ratio matching ensures high CMRR, low gain errors and low gain drift to levels far too difficult to achieve with discrete passive components. This high level of precision reduces calibration requirements in many applications and offers 10 times higher performance than a  $\pm 0.01\%$  discrete solution.

The LT5401 is available in a compact 10-lead MSOP package with exposed paddle for improved thermal performance over a temperature range of  $-55^\circ\text{C}$  to  $150^\circ\text{C}$ .


All registered trademarks and trademarks are the property of their respective owners.

## TYPICAL APPLICATION

Using LT5401 with a Fully Differential Amplifier for Single-Ended to Differential Conversion,  $G = 1$



Input Common Mode Rejection Ratio vs Frequency




# LT5401

## ABSOLUTE MAXIMUM RATINGS

(Note 1)

Total Voltage IN1 to EPAD or IN2 to EPAD .....	±36V
Total Voltage IN1 to OUT1 or IN2 to OUT2 .....	±36V
Total Voltage IN1 to T1A or OUT1 to T1C .....	±12V
Total Voltage IN2 to T2A or OUT2 to T2C.....	±12V
Total Voltage T1B to T1A or T1C.....	±6V
Total Voltage T2B to T2A or T2C.....	±6V
Maximum Current T1A, T1B, T1C, T2A, T2B, T2C .....	9mA
Operating Temperature Range (Note 2)	
LT5401I.....	–40°C to 85°C
LT5401H .....	–40°C to 125°C
LT5401MP .....	–55°C to 150°C
Specified Temperature Range (Note 2)	
LT5401I.....	–40°C to 85°C
LT5401H .....	–40°C to 125°C
LT5401MP .....	–55°C to 150°C
Maximum Junction Temperature (Note 3).....	150°C
Storage Temperature Range.....	–65°C to 150°C

## PIN CONFIGURATION



## ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT5401AIMSE#PBF	LT5401AIMSE#TRPBF	LTHHJ	10-Lead Plastic MSOP	–40°C to 85°C
LT5401IMSE#PBF	LT5401IMSE#TRPBF	LTHHJ	10-Lead Plastic MSOP	–40°C to 85°C
LT5401AHMSE#PBF	LT5401AHMSE#TRPBF	LTHHJ	10-Lead Plastic MSOP	–40°C to 125°C
LT5401HMSE#PBF	LT5401HMSE#TRPBF	LTHHJ	10-Lead Plastic MSOP	–40°C to 125°C
LT5401MPMSE#PBF	LT5401MPMSE#TRPBF	LTHHJ	10-Lead Plastic MSOP	–55°C to 150°C

Contact the factory for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container.

[Tape and reel specifications](#). Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

**ELECTRICAL CHARACTERISTICS** Nominal Ratio of 1 only. The ● denotes the specifications which apply over the full specified temperature range, otherwise specifications are at T<sub>A</sub> = 25°C.

SYMBOL	PARAMETER	CONDITIONS	LT5401A			LT5401			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
(ΔR/R) <sub>RE</sub>	Resistor Ratio Match	Note 4 T <sub>A</sub> = -40°C to 85°C T <sub>A</sub> = -40°C to 125°C T <sub>A</sub> = -55°C to 150°C	●		±30 ±60 ±60		±60 ±90 ±95 ±120	ppm ppm ppm ppm	
(ΔR/R) <sub>RT</sub>	Resistor Ratio Match Tracking	Note 5 T <sub>A</sub> = -40°C to 85°C T <sub>A</sub> = -40°C to 125°C T <sub>A</sub> = -55°C to 150°C	●		±30 ±50 ±60		±60 ±80 ±95 ±100	ppm ppm ppm ppm	
CMRR	Common Mode Rejection Ratio $CMRR = \frac{(\frac{\Delta R}{R})_{RT}}{1+G}$ G is Nominal Ratio	Note 5 T <sub>A</sub> = -40°C to 85°C T <sub>A</sub> = -40°C to 125°C T <sub>A</sub> = -55°C to 150°C	●	96.5 92 90.5		90.5 88 86.5 86		dB dB dB dB	
(ΔR/R) <sub>AVE</sub>	Average Resistor Ratio Match	Note 6 T <sub>A</sub> = -40°C to 85°C T <sub>A</sub> = -40°C to 125°C T <sub>A</sub> = -55°C to 150°C	●		±25 ±50 ±50		±55 ±80 ±85 ±90	ppm ppm ppm ppm	
GE	Gain Error $GE = (\frac{\Delta R}{R})_{AVE}$	Note 6 T <sub>A</sub> = -40°C to 85°C T <sub>A</sub> = -40°C to 125°C T <sub>A</sub> = -55°C to 150°C	●		±25 ±50 ±50		±55 ±80 ±85 ±90	ppm ppm ppm ppm	
(ΔR/R) <sub>RE/ΔT</sub>	Resistor Ratio Match Temperature Drift	Note 7	●	±0.2	±0.5	±0.2	±0.5	ppm/°C	

**ELECTRICAL CHARACTERISTICS** Nominal Ratio of 0.5 only. The ● denotes the specifications which apply over the full specified temperature range, otherwise specifications are at T<sub>A</sub> = 25°C.

SYMBOL	PARAMETER	CONDITIONS	LT5401A			LT5401			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
(ΔR/R) <sub>RE</sub>	Resistor Ratio Match	Note 4 T <sub>A</sub> = -40°C to 85°C T <sub>A</sub> = -40°C to 125°C T <sub>A</sub> = -55°C to 150°C	●		±30 ±85 ±85		±60 ±115 ±120 ±160	ppm ppm ppm ppm	
(ΔR/R) <sub>RT</sub>	Resistor Ratio Match Tracking	Note 5 T <sub>A</sub> = -40°C to 85°C T <sub>A</sub> = -40°C to 125°C T <sub>A</sub> = -55°C to 150°C	●		±30 ±55 ±65		±60 ±85 ±100 ±110	ppm ppm ppm ppm	
CMRR	Common Mode Rejection Ratio $CMRR = \frac{(\frac{\Delta R}{R})_{RT}}{1+G}$ G is Nominal Ratio	Note 5 T <sub>A</sub> = -40°C to 85°C T <sub>A</sub> = -40°C to 125°C T <sub>A</sub> = -55°C to 150°C	●	94 88.7 87.3		88 84.9 83.5 82.7		dB dB dB dB	
(ΔR/R) <sub>AVE</sub>	Average Resistor Ratio Match	Note 6 T <sub>A</sub> = -40°C to 85°C T <sub>A</sub> = -40°C to 125°C T <sub>A</sub> = -55°C to 150°C	●		±25 ±65 ±75		±55 ±95 ±110 ±130	ppm ppm ppm ppm	
GE	Gain Error $GE = (\frac{\Delta R}{R})_{AVE}$	Note 6 T <sub>A</sub> = -40°C to 85°C T <sub>A</sub> = -40°C to 125°C T <sub>A</sub> = -55°C to 150°C	●		±25 ±65 ±75		±55 ±95 ±110 ±130	ppm ppm ppm ppm	
(ΔR/R) <sub>RE/ΔT</sub>	Resistor Ratio Match Temperature Drift	Note 7	●	±0.2	±0.7	±0.2	±0.7	ppm/°C	

## ELECTRICAL CHARACTERISTICS

Nominal Ratio of 2 only. The ● denotes the specifications which apply over the full specified temperature range, otherwise specifications are at  $T_A = 25^\circ\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS	LT5401A			LT5401			UNITS	
			MIN	TYP	MAX	MIN	TYP	MAX		
$(\Delta R/R)_{RE}$	Resistor Ratio Match	Note 4			±30			±60	ppm	
		$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$	●		±80			±110	ppm	
		$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$	●		±85			±120	ppm	
		$T_A = -55^\circ\text{C}$ to $150^\circ\text{C}$	●					±155	ppm	
$(\Delta R/R)_{RT}$	Resistor Ratio Match Tracking	Note 5			±30			±60	ppm	
		$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$	●		±60			±90	ppm	
		$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$	●		±70			±110	ppm	
		$T_A = -55^\circ\text{C}$ to $150^\circ\text{C}$	●					±110	ppm	
CMRR	Common Mode Rejection Ratio $CMRR = \frac{\left(\frac{\Delta R}{R}\right)_{RT}}{1+G}$ G is Nominal Ratio	Note 5		100			94		dB	
		$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$	●		94			90.5		dB
		$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$	●		92.6			88.7		dB
		$T_A = -55^\circ\text{C}$ to $150^\circ\text{C}$	●					88.7		dB
$(\Delta R/R)_{AVE}$	Average Resistor Ratio Match	Note 6			±30			±60	ppm	
		$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$	●		±75			±105	ppm	
		$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$	●		±75			±110	ppm	
		$T_A = -55^\circ\text{C}$ to $150^\circ\text{C}$	●					±120	ppm	
GE	Gain Error $GE = \left(\frac{\Delta R}{R}\right)_{AVE}$	Note 6			±30			±60	ppm	
		$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$	●		±75			±105	ppm	
		$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$	●		±75			±110	ppm	
		$T_A = -55^\circ\text{C}$ to $150^\circ\text{C}$	●					±120	ppm	
$(\Delta R/R)_{RE/\Delta T}$	Resistor Ratio Match Temperature Drift	Note 7	●	±0.4	±0.8		±0.4	±0.8	ppm/ $^\circ\text{C}$	

## ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full specified temperature range, otherwise specifications are at  $T_A = 25^\circ\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS	LT5401A			LT5401			UNITS	
			MIN	TYP	MAX	MIN	TYP	MAX		
$(\Delta R/R)_{SS}$	Side-to-Side Resistor Match	Note 8			±0.3			±0.4	%	
			●		±0.4			±0.5	%	
$\Delta R$	Absolute Resistor Tolerance		●		±7.5			±15	%	
$\Delta R/\Delta T$	Absolute Resistor Value Temperature Drift	Note 7	●	-10	8	25	-10	8	25	ppm/ $^\circ\text{C}$
	Maximum Operating Voltage		●	-35		35	-35		35	V
	Distributed Capacitance	Resistor to Exposed Pad Resistor to Resistor (Same Side)			3.4 1			3.4 1		pF pF
	Resistor Voltage Coefficient		●	< 0.1			< 0.1			ppm/V
	Excess Current Noise	Mil-Std-202 Method 308		< -55			< -55			dB
	Resistor Ratio Matching Long-Term Drift	35 $^\circ\text{C}$ 6500Hours, 25mW		< 8			< 8			ppm
	Resistor Ratio Matching Thermal Shock/Hysteresis	-50 $^\circ\text{C}$ to 150 $^\circ\text{C}$ , 5 Cycles		< 3			< 3			ppm
	Resistor Ratio Matching IR Reflow	25 $^\circ\text{C}$ to 260 $^\circ\text{C}$ , 3 Cycles		< 3			< 3			ppm
	Resistor Ratio Matching Accelerated Shelf Life	150 $^\circ\text{C}$ , 1000Hours		10			10			ppm
	Harmonic Distortion	20V <sub>p-p</sub> , 1kHz, Difference Amplifier		-120			-120			dBc

## ELECTRICAL CHARACTERISTICS

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LT5401I is guaranteed to meet specified performance from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ . The LT5401H is guaranteed to meet specified performance from  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  and is 100% tested at these temperature extremes. The LT5401MP is guaranteed to meet specified performance from  $-55^{\circ}\text{C}$  to  $150^{\circ}\text{C}$  and is 100% tested at these temperature extremes.

**Note 3:** In order to keep the junction temperature within the Absolute Maximum Rating, maximum power dissipation should be derated at elevated ambient temperatures.

**Note 4:**  $(\Delta R/R)_{RE}$  specifies the following ratio matches:

RESISTOR RATIO	NOMINAL RATIO
$(R1C + R1D)/(R1A + R1B)$	1
$(R2C + R2D)/(R2A + R2B)$	1
$(R1B + R1C + R1D)/(R1A)$	2
$(R2B + R2C + R2D)/(R2A)$	2
$(R1D)/(R1A + R1B + R1C)$	0.5
$(R2D)/(R2A + R2B + R2C)$	0.5

**Note 5:**  $(\Delta R/R)_{RT}$  specifies how well the  $(\Delta R/R)_{RE}$  ratios match each other when the 2 sets of LT5401 resistors are configured for nominally equal ratios. This specification determines CMRR performance when the LT5401 is used to configure difference and fully differential amplifiers.


**Note 6:**  $(\Delta R/R)_{AVE}$  specifies average  $(\Delta R/R)_{RE}$  ratio matching when the 2 sets of LT5401 resistors are configured for nominally equal ratios. This specification determines gain accuracy performance when the LT5401 is used to configure difference and fully differential amplifiers.

**Note 7:** This parameter is not 100% tested.


**Note 8:**  $(\Delta R/R)_{SS}$  specifies matching between the sum of R1 and R2 where  $R1 = R1A + R1B + R1C + R1D$  and  $R2 = R2A + R2B + R2C + R2D$ .

# TYPICAL PERFORMANCE CHARACTERISTICS


**Resistor Ratio Match**




**Resistor Ratio Match Tracking**




**Average Resistor Ratio Match**




**Resistor Ratio Matching  
Temperature Drift, G = 0.5V/V**




**Resistor Ratio Matching  
Temperature Drift, G = 1V/V**



**Resistor Ratio Matching  
Temperature Drift, G = 2V/V**



**Side-to-Side Resistor Match**



## PIN FUNCTIONS

**IN1 (Pin 1):** Connection to R1A. ESD protection on this pin is provided through a 36V bidirectional ESD clamp to the exposed pad.

**OUT1 (Pin 2):** Connection to R1D.

**T1C (Pin 3):** Connection to R1C and R1D resistors. This tap point has series parasitic resistance and should not conduct current.

**T1B (Pin 4):** Connection to R1B and R1C resistors. This tap point has series parasitic resistance and should not conduct current.

**T1A (Pin 5):** Connection to R1A and R1B resistors. This tap point has series parasitic resistance and should not conduct current.

**T2A (Pin 6):** Connection to R2A and R2B resistors. This tap point has series parasitic resistance and should not conduct current.

**T2B (Pin 7):** Connection to R2B and R2C resistors. This tap point has series parasitic resistance and should not conduct current.


**T2C (Pin 8):** Connection to R2C and R2D resistors. This tap point has series parasitic resistance and should not conduct current.

**OUT2 (Pin 9):** Connection to R2D.

**IN2 (Pin 10):** Connection to R2A. ESD protection on this pin is provided through a 36V bidirectional ESD clamp to the exposed pad.

**EPAD (Exposed Pad Pin 11):** Connection to 36V bidirectional ESD clamps. This pad is typically connected to a ground plane and provides a return path for current during ESD events.

## BLOCK DIAGRAM



## APPLICATIONS INFORMATION

### Matching and Tolerance Specifications

$(\Delta R/R)_{RE}$  specifies the resistor ratio combinations shown in Table 1.

**Table 1. Resistor Ratio Combinations**

RESISTOR RATIO	NOMINAL RATIO
$(R1C + R1D)/(R1A + R1B)$	1
$(R2C + R2D)/(R2A + R2B)$	1
$(R1B + R1C + R1D)/(R1A)$	2
$(R2B + R2C + R2D)/(R2A)$	2
$(R1D)/(R1A + R1B + R1C)$	0.5
$(R2D)/(R2A + R2B + R2C)$	0.5

$(\Delta R/R)_{RE}/\Delta T$  specifies the rate at which the resistor ratio match shown in Table 1 varies over temperature. The LT5401 specifies a maximum resistor ratio match drift of 0.5ppm/°C, which is 20 times better than discrete 10ppm/°C resistors.

$(\Delta R/R)_{RT}$  specifies the match of the ratio formed with R1A, R1B, R1C and R1D to the same ratio formed with R2A, R2B, R2C and R2D. The LT5401 specifies 0.003% ratio matching, which guarantees 96.5dB of CMRR when the LT5401 is used to configure difference and fully differential amplifiers. This level of performance is 133 times better than typical 0.1% resistors might achieve.

$(\Delta R/R)_{AVE}$  specifies the average match of the ratio formed with R1A, R1B, R1C and R1D and the ratio formed with R2A, R2B, R2C and R2D. When using the LT5401 to configure difference and fully differential amplifiers, this specification guarantees 25ppm gain accuracy. This level of performance is 80 times better than typical 0.1% resistors might achieve.

$(\Delta R/R)_{SS}$  specifies the match of  $(R1A + R1B + R1C + R1D)$  to  $(R2A + R2B + R2C + R2D)$ .

$\Delta R$  specifies the LT5401's absolute resistor tolerance.  $\Delta R/\Delta T$  specifies the rate at which the LT5401's absolute resistance varies over temperature.

### General Considerations of LT5401 with a Fully Differential Amplifier (FDA)

The LT5401 can be used with a variety of fully differential amplifiers from low power to high speed. The outstanding resistor ratio matching of LT5401 provides for very high common mode rejection and highly accurate gain over the specified operating temperature range.

### Noise

For low noise design of an LT5401 and FDA, the noise contribution of the LT5401 resistor values with the amplifier's voltage and current noise must be considered. Figure 1 shows a simplified noise model for a fully differential amplifier. Table 2 lists the LT5401 resistor values for its three nominal gains, 0dB, 6dB and -6dB. Table 3 is a partial list of recommended differential amplifiers for use with an LT5401. Equation 1 shows the output noise as function of FDA noise and resistor noise. Using Table 2 resistor values and the Table 3 noise sources, the output noise can be calculated for an LT5401 and FDA pair. In addition, the terms of Equation 1 provide an intuitive guide to low noise design. For a high gain circuit, the amplifier's voltage noise and input resistors noise can be the dominant noise, for low gains the amplifier's current noise can increase the output noise even if the amplifier's voltage noise is low. For example, for 0dB gain the LT5401  $R_F$  and  $R_I$  are 1050Ω. The ADA4938 and ADA4932 voltage and current noise are  $(2.8nV/\sqrt{Hz}, 5pA/\sqrt{Hz})$  and  $(3.6nV/\sqrt{Hz}, 1pA/\sqrt{Hz})$  respectively. The calculated output noise of an LT5401 with an ADA4938 or with an ADA4932 is 12.5nV/√Hz and 11.1nV/√Hz respectively. So, despite the lower voltage noise that ADA4938 has, it still results in higher output noise due to its higher current noise compared to ADA4932.

# APPLICATIONS INFORMATION

**Table 2. Typical LT5401 Resistor Values**

GAIN (dB)	R <sub>F</sub> (Ω)	R <sub>I</sub> (Ω)
0	1050	1050
6	1400	700
-6	700	1400


**Table 3. FDA Noise, 2V<sub>P-P</sub> BW and I<sub>SUPPLY</sub>**

FDA	e <sub>ni</sub> (nV/√Hz)	I <sub>n</sub> (pA/√Hz)	BW (MHz)	I <sub>s</sub> (mA)
LTC6404-1	1.5	3	72	27
ADA4945-1	1.8	1	60	4
LTC6403-1	2.8	1.8	32	11
ADA4938-1	2.8	5	800	34
LTC6363	2.9	0.55	35	1.75
ADA4932-1	3.6	1	360	8.8
LTC6362	3.9	0.8	7	1
ADA4940-1	3.9	0.8	25	1.25

$$e_{no} = \sqrt{\left( e_{ni} \cdot \left( 1 + \frac{R_F}{R_I} \right) \right)^2 + 2 \cdot (I_n \cdot R_F)^2 + 2 \cdot \left( e_{nRI} \cdot \left( \frac{R_F}{R_I} \right) \right)^2 + 2 \cdot e_{nRF}^2} \quad (1)$$

## Bandwidth

Figure 2 shows an FDA circuit model with the LT5401 resistors and parasitic capacitors C<sub>P</sub> and an external feedback capacitor C<sub>F</sub>. The gain setting resistors and C<sub>P</sub> form




**Figure 1. A Simplified FDA Noise Model**

distributed input and feedback poles. The input poles provide a useful attenuation at very high frequencies and the feedback poles add gain peaking (without any feedback capacitor). In addition, C<sub>P</sub> at the FDA inputs and the gain setting resistors form a parasitic pole that increases gain peaking and can cause instability. A feedback capacitor C<sub>F</sub> is required to mitigate the excessive gain peaking of multiple parasitic poles. A C<sub>F</sub> ≥ 3.3pF is recommended for 6dB gain (use higher C<sub>F</sub> values for 0dB and -6dB gains).

The C<sub>P</sub> capacitor at the FDA outputs is a C<sub>LOAD</sub> and can lower the amplifier’s phase margin (consider the gain peaking sensitivity of the Frequency Response vs C<sub>LOAD</sub> plot in the FDA data sheet).

## PCB Layout

A PCB layout for an FDA must be differentially symmetrical and matched from input to output using short traces and striping copper from under the trace to minimize



**Figure 2. Simplified LT5401 and FDA Model. C<sub>P</sub> is a 3.4pF Parasitic Capacitance and C<sub>F</sub> is an External Feedback Capacitor**

**APPLICATIONS INFORMATION**

stray capacitance. The layout of an LT5401 and FDA must preserve the outstanding resistor network matching to minimize the error due to any trace resistance matching. The copper trace resistance is  $0.25\text{m}\Omega \pm 15\%$  and  $0.5\text{m}\Omega \pm 15\%$  per square trace area for 2oz and 1oz copper, respectively. For example, for 0dB gain,  $\pm 30\text{ppm}$  matching of  $1050\Omega$  resistors is  $\pm 31.5\text{m}\Omega$ . If the trace length is 0.2-inch, the resistance of a 20mil wide trace for 2oz copper is  $2.5\text{m}\Omega$ . Even an arbitrary  $\pm 30\%$  matching the error is  $\pm 0.75\text{m}\Omega$ , adding less than  $\pm 1\text{ppm}$  error. In addition, the trace resistance ratio temperature drift will not degrade the LT5401 ratio temperature drift ( $1\text{ppm}/^\circ\text{C}$  max). For example, the temperature coefficient of a copper resistance  $0.4\%/^\circ\text{C}$ . A  $100^\circ\text{C}$  temperature rise from  $25^\circ\text{C}$  to  $125^\circ\text{C}$  increases the  $2.5\text{m}\Omega$  trace to  $3.5\text{m}\Omega$ . An arbitrary  $\pm 30\%$  matching error is  $\pm 0.3\text{m}\Omega$ , adding less than  $\pm 0.3\text{ppm}$  temperature error.

**Configuring the LT5401**

The LT5401 consists of two sets of matched 4-segment resistors. Each resistor string has three tap points which are intended to connect to a high impedance such as an amplifier's input. Each tap point has parasitic metal resistance  $R_P$  as shown in Figure 3. To preserve the matching performance of the LT5401, no current should be conducted in any of the tap points. Figure 3 illustrates

the correct (Figure 3a) and incorrect (Figure 3b) ways to configure the LT5401 as a fully differential amplifier.


Figure 3a correctly connects tap points T1B and T2B to the amplifier's high impedance inputs and uses the IN and OUT pins.

Figure 3b incorrectly uses tap points T1C and T2C to connect to the amplifier's outputs. This incorrect configuration will incur significant gain, CMRR and drift errors because of the parasitic resistance in series with T1C and T2C.

Figure 4 shows the LT5401 being used to setup two buffered voltage dividers.

The top example in Figure 4 is correctly configured because no current is conducted in any of the tap points. T1B is connected to a high impedance amplifier input and current only flows in IN1 and OUT1.

The bottom example in Figure 4 is incorrectly configured because tap point T2C has been grounded and will conduct current. When incorrectly configured like this, the parasitic resistance in series with tap point T2C will cause a significant error and drift in the divider ratio. Also, had T2A not been buffered with the amplifier shown, any loading on T2A would cause current flow in T2A and result in significant error and drift in the divider ratio.



**Figure 3. Fully Differential Amplifier**




Figure 4. Voltage Divider

**Where to Connect the Exposed Pad**

The exposed pad is electrically connected to the IN1 and IN2 pins through 36V bidirectional ESD clamps. Its main purpose is to reduce the internal temperature rise in applications dissipating large amounts of power and to provide a return path to ground for ESD currents. The exposed pad should be tied to a ground plane through a low resistive path to provide the best level of thermal relief and ESD protection. The exposed pad can be tied to a low impedance voltage other than ground as long as the absolute maximum ratings are satisfied.

**Thermal Considerations**

Each resistor is rated for relatively high power dissipation, as listed in the Absolute Maximum Ratings section of this data sheet. To calculate the internal temperature rise inside the package, add together the power dissipated in all of the resistors, and multiply by the thermal resistance coefficient of the package ( $\theta_{JA}$  or  $\theta_{JC}$  as applicable).

For example Equation 2, if 32V is placed across IN1 and OUT1, the total power dissipation will be:

$$\frac{V_{TOTAL}^2}{R_{TOTAL}} = \frac{(32)^2}{(R1A + R1B + R1C + R1D)} \approx 0.5W \quad (2)$$

and the total temperature rise inside the package equals 20°C. All 8 resistors will be at the same temperature, regardless of which resistor dissipates more power. The junction temperature must be kept within the Absolute Maximum Rating. At elevated ambient temperatures, this requirement places a limit on the maximum power dissipation. Figure 5 shows maximum power dissipation versus ambient temperature for various  $\theta_{JA}$  values.

In addition to limiting the maximum power dissipation, the maximum voltage across any two pins must also be kept less than the absolute maximum rating.




Figure 5. Safe Operating Area for Various  $\theta_{JA}$

**ESD**

The LT5401 can withstand up to ±500V of electrostatic discharge (ESD, human body). ESD beyond this voltage can damage or degrade the device performance.

To protect the LT5401 against large ESD strikes, external protection can be added using diodes to the circuit supply rails or bidirectional Zeners to ground (Figure 6).






Figure 6.

**TYPICAL APPLICATIONS**

**Single-Ended to Differential Conversion,  $G = 2V$**




**Single-Ended to Differential Conversion,  $G = 0.5V$**




# TYPICAL APPLICATIONS

Single-Ended to Differential Conversion,  $G = 1V$




Dual Precision Amplifier Configuration,  $G = 3V$



TYPICAL APPLICATIONS

Precision Fully Differential Single Pole Low Pass Filter




$$H(s) = H_0 \cdot \frac{w_p}{s + w_p}$$

$$\text{WHERE } H_0 = \frac{R_{FB}}{R_{IN}}, w_p = \frac{1}{R_{FB} \cdot C}$$


$$R_{FB} = R1C + R1D = R2C + R2D \quad R_{IN} = R1A + R1B = R2A + R2B$$

Dual-Buffered Precision Voltage Divider



**PACKAGE DESCRIPTION**


**MSE Package**  
**10-Lead Plastic MSOP, Exposed Die Pad**  
 (Reference LTC DWG # 05-08-1664 Rev I)



- NOTE:
1. DIMENSIONS IN MILLIMETER/(INCH)
  2. DRAWING NOT TO SCALE
  3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.  
MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
  4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.  
INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
  5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
  6. EXPOSED PAD DIMENSION DOES INCLUDE MOLD FLASH. MOLD FLASH ON E-PAD SHALL NOT EXCEED 0.254mm (.010") PER SIDE.

## TYPICAL APPLICATION

Precision Difference Amplifier,  $G = 1V$



## RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
<b>Fully Differential Amplifiers</b>		
<a href="#">AD8139</a>	Low Noise, Rail-to-Rail, Differential ADC Driver	24.5mA, -95dBc Distortion at 2MHz, 2V <sub>P-P</sub> Output
<a href="#">AD8138</a>	Low Distortion, Differential ADC Driver	20mA, -94dBc Distortion at 5MHz, 2V <sub>P-P</sub> Output
<a href="#">LT1994</a>	70MHz Low Noise, Low Distortion Fully Differential Input/Output Amplifier/Driver	13mA, -94dBc Distortion at 1MHz, 2V <sub>P-P</sub> Output
<a href="#">AD8132</a>	Low Cost, High Speed Differential Amplifier	10.7mA, -96dBc Distortion at 1MHz, 2V <sub>P-P</sub> Output
<a href="#">ADA4932-1/ADA4932-2</a>	Low Power, Differential ADC Driver	9.6mA, -110dBc Distortion at 1MHz, 2V <sub>P-P</sub> Output
<a href="#">AD8137</a>	Low Cost, Low Power, Differential ADC Driver	2.6mA, -84dBc Distortion at 1MHz, 2V <sub>P-P</sub> Output
<a href="#">LTC6363</a>	Precision, Low Power Differential Amplifier/ADC Driver	1.75mA, -123dBc Distortion at 1kHz, 18V <sub>P-P</sub> Output
<a href="#">LTC6363-1/LTC6363-2/LTC6363-0.5</a>	Precision, Fixed Gain, Low Power Differential Amplifier/ADC Driver Family	1.75mA, -123dBc Distortion at 1kHz, 18V <sub>P-P</sub> Output
<a href="#">ADA4945</a>	High Speed, Low Drift Fully Differential ADC Driver	1.4mA/4mA, -116dBc Distortion at 100kHz, 8V <sub>P-P</sub> Output
<a href="#">ADA4940-1/ADA4940-2</a>	Ultralow Power, Low Distortion, Fully Differential ADC Drivers	1.25mA, -96dBc Distortion at 1MHz, 2V <sub>P-P</sub> Output
<a href="#">LTC6362</a>	Precision, Low Power Rail-to-Rail Input/Output Differential Op Amp/SAR ADC Driver	1mA, -116dBc Distortion at 1kHz, 8V <sub>P-P</sub> Output
<b>Operational Amplifiers</b>		
<a href="#">LTC6228/LTC6229</a>	Single/Dual 700MHz Low Noise Op Amp	16mA/Amplifier, 0.88nV/√Hz
<a href="#">ADA4899-1</a>	Single 600MHz Ultralow Distortion and Noise Op Amp	14.7mA, 1nV/√Hz
<a href="#">ADA4896-2/ADA4897-1/ADA4897-2</a>	Single/Dual 230MHz Low Power and Noise Op Amp	3mA/Amplifier, 1nV/√Hz
<a href="#">LTC6252/LTC6253/LTC6254</a>	Single/Dual/Quad 720MHz RRIO Power Efficient Op Amps	3.5mA/Amplifier, 2.75nV/√Hz
<a href="#">LTC6246/LTC6247/LTC6248</a>	Single/Dual/Quad 180MHz Rail-to-Rail Low Power Op Amps	1mA/Amplifier, 4.2nV/√Hz
<b>Matched Resistor Networks</b>		
<a href="#">LT5400</a>	Precision Quad Matched Resistor Network	Ratios = 1:1, 1:4, 1:5, 1:9, 1:10

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

- ⊖ [View LT5401HMSE#PBF on WIN SOURCE](#)
- ⊖ [Analog Devices Inc. Information](#)

## Optimize Your Supply Chain with WIN SOURCE Solutions

- ✓ Global Sourcing Solution
- ✓ Obsolete Management
- ✓ Cost Control Management
- ✓ Shortage Management
- ✓ Alternative Solution
- ✓ Excess Inventory Management