

Quad 12-/10-/8-Bit I²C V_{OUT} DACs with 10ppm/°C Reference

FEATURES

- Integrated Precision Reference
2.5V Full-Scale 10ppm/°C (LTC2635-L)
4.096V Full-Scale 10ppm/°C (LTC2635-H)
- Maximum INL Error: ±2.5 LSB (LTC2635-12)
- Power-On-Reset to Zero-Scale/Mid-Scale/Hi-Z
- Low Noise: 0.75mV_{p-p} 0.1Hz to 200kHz
- Guaranteed Monotonic Over -40°C to 125°C Automotive Temperature Range
- Selectable Internal or External Reference
- 2.7V to 5.5V Supply Range (LTC2635-L)
- Ultralow Crosstalk Between DACs (3nV•s)
- Low Power: 0.6mA at 3V
- Double-Buffered Data Latches
- Small 16-Pin 3mm × 3mm QFN and 10-Lead MSOP Packages

APPLICATIONS

- Mobile Communications
- Process Control and Industrial Automation
- Power Supply Margining
- Portable Equipment
- Automotive


DESCRIPTION

The LTC[®]2635 is a family of quad 12-, 10-, and 8-bit voltage-output DACs with an integrated, high-accuracy, low-drift reference in a 16-pin QFN or a 10-lead MSOP package. It has rail-to-rail output buffers and is guaranteed monotonic. The LTC2635-L has a full-scale output of 2.5V, and operates from a single 2.7V to 5.5V supply. The LTC2635-H has a full-scale output of 4.096V, and operates from a 4.5V to 5.5V supply. Each DAC can also operate with an external reference, which sets the full-scale output to the external reference voltage.


These DACs communicate via a 2-wire I²C-compatible serial interface. The LTC2635 operates in both the standard mode (clock rate of 100kHz) and the fast mode (clock rate of 400kHz). The LTC2635 incorporates a power-on reset circuit. Options are available for reset to zero-scale, reset to mid-scale in internal reference mode, reset to mid-scale in external reference mode, or reset with all DAC outputs in a high-impedance state after power-up.

All registered trademarks and trademarks are the property of their respective owners. Protected by U.S. patents, including 5396245, 5859606, 6891433, 6937178, 7414561.

BLOCK DIAGRAM



Integral Nonlinearity



ABSOLUTE MAXIMUM RATINGS

(Notes 1, 2)

Supply Voltage (V_{CC})	-0.3V to 6V
SCL, SDA, REFLO, LDAC	-0.3V to 6V
V_{OUTA-D} , CA0, CA1, CA2	-0.3V to Min ($V_{CC} + 0.3V$, 6V)
REF	-0.3V to Min ($V_{CC} + 0.3V$, 6V)
Operating Temperature Range	
LTC2635C	0°C to 70°C
LTC2635H (Note 3)	-40°C to 125°C

Maximum Junction Temperature	150°C
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10 sec)	
MS Package	300°C

PIN CONFIGURATION



ORDER INFORMATION<http://www.linear.com/product/LTC2635#orderinfo>

LTC2635	C	UD	-L	Z	12	#TR	PBF	
								LEAD FREE DESIGNATOR PBF = Lead Free
								TAPE AND REEL TR = 2,500-Piece Tape and Reel
								RESOLUTION 12 = 12-Bit 10 = 10-Bit 8 = 8-Bit
								POWER-ON RESET MI = Reset to Mid-Scale in Internal Reference Mode MX = Reset to Mid-Scale in External Reference Mode (LMX Only) MO = Reset to Mid-Scale in Internal Reference Mode, DAC Outputs Hi-Z (LMO Only) Z = Reset to Zero-Scale in Internal Reference Mode
								FULL-SCALE VOLTAGE, INTERNAL REFERENCE MODE L = 2.5V H = 4.096V
								PACKAGE TYPE UD = 16-Pin QFN MSE = 10-Lead MSOP
								TEMPERATURE GRADE C = Commercial Temperature Range (0°C to 70°C) H = Automotive Temperature Range (-40°C to 125°C)
								PRODUCT PART NUMBER

Consult LTC Marketing for parts specified with wider operating temperature ranges.

For more information on lead free part marking, go to: <http://www.linear.com/leadfree/>

For more information on tape and reel specifications, go to: <http://www.linear.com/tapeandree/>. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

PRODUCT SELECTION GUIDE

PART NUMBER	PART MARKING*		VFS WITH INTERNAL REFERENCE	POWER-ON RESET TO CODE	POWER-ON REFERENCE MODE	RESOLUTION	V _{CC}	MAXIMUM INL
	QFN	MSOP						
LTC2635-LMI12	LDZB	LTDZY	2.5V • (4095/4096)	Mid-Scale	Internal	12-Bit	2.7V to 5.5V	±2.5LSB
LTC2635-LMI10	LDZJ	LTFBG	2.5V • (1023/1024)	Mid-Scale	Internal	10-Bit	2.7V to 5.5V	±1LSB
LTC2635-LMI8	LDZR	LTFBP	2.5V • (255/256)	Mid-Scale	Internal	8-Bit	2.7V to 5.5V	±0.5LSB
LTC2635-LMX12	LDYZ	LTDZX	2.5V • (4095/4096)	Mid-Scale	External	12-Bit	2.7V to 5.5V	±2.5LSB
LTC2635-LMX10	LDZH	LTFBF	2.5V • (1023/1024)	Mid-Scale	External	10-Bit	2.7V to 5.5V	±1LSB
LTC2635-LMX8	LDZQ	LTFBN	2.5V • (255/256)	Mid-Scale	External	8-Bit	2.7V to 5.5V	±0.5LSB
LTC2635-LZ12	LDYY	LTDZW	2.5V • (4095/4096)	Zero-Scale	Internal	12-Bit	2.7V to 5.5V	±2.5LSB
LTC2635-LZ10	LDZG	LTFBD	2.5V • (1023/1024)	Zero-Scale	Internal	10-Bit	2.7V to 5.5V	±1LSB
LTC2635-LZ8	LDZP	LTFBM	2.5V • (255/256)	Zero-Scale	Internal	8-Bit	2.7V to 5.5V	±0.5LSB
LTC2635-LM012**	LFBT	LTFBX	2.5V • (4095/4096)	High Impedance	Internal	12-Bit	2.7V to 5.5V	±2.5LSB
LTC2635-LM010**	LFBV	LTFBY	2.5V • (1023/1024)	High Impedance	Internal	10-Bit	2.7V to 5.5V	±1LSB
LTC2635-LM08**	LFBW	LTFBZ	2.5V • (255/256)	High Impedance	Internal	8-Bit	2.7V to 5.5V	±0.5LSB
LTC2635-HMI12	LDZF	LTFBC	4.096V • (4095/4096)	Mid-Scale	Internal	12-Bit	4.5V to 5.5V	±2.5LSB
LTC2635-HMI10	LDZN	LTFBK	4.096V • (1023/1024)	Mid-Scale	Internal	10-Bit	4.5V to 5.5V	±1LSB
LTC2635-HMI8	LDZV	LTFBS	4.096V • (255/256)	Mid-Scale	Internal	8-Bit	4.5V to 5.5V	±0.5LSB
LTC2635-HZ12	LDZC	LTDZZ	4.096V • (4095/4096)	Zero-Scale	Internal	12-Bit	4.5V to 5.5V	±2.5LSB
LTC2635-HZ10	LDZK	LTFBH	4.096V • (1023/1024)	Zero-Scale	Internal	10-Bit	4.5V to 5.5V	±1LSB
LTC2635-HZ8	LDZS	LTFBQ	4.096V • (255/256)	Zero-Scale	Internal	8-Bit	4.5V to 5.5V	±0.5LSB

*Above options are available in a 16-pin QFN package (LTC2635xUD) or 10-lead MSOP package (LTC2635xMSE).

**Contact Linear Technology for other Hi-Z options.

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_{CC} = 2.7\text{V}$ to 5.5V , V_{OUT} unloaded unless otherwise specified.

LTC2635-LMI12/-LMI10/-LMI8/-LMX12/-LMX10/-LMX8/-LZ12/-LZ10/-LZ8/-LMO12/-LMO10/-LMO8 ($V_{FS} = 2.5\text{V}$)

SYMBOL	PARAMETER	CONDITIONS	LTC2635-8			LTC2635-10			LTC2635-12			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
DC Performance												
	Resolution		●	8		10		12				Bits
	Monotonicity	$V_{CC} = 3\text{V}$, Internal Ref. (Note 4)	●	8		10		12				Bits
DNL	Differential Nonlinearity	$V_{CC} = 3\text{V}$, Internal Ref. (Note 4)	●		± 0.5		± 0.5		± 1			LSB
INL	Integral Nonlinearity	$V_{CC} = 3\text{V}$, Internal Ref. (Note 4)	●	± 0.05	± 0.5		± 0.2	± 1		± 1	± 2.5	LSB
ZSE	Zero-Scale Error	$V_{CC} = 3\text{V}$, Internal Ref., Code=0	●	0.5	5		0.5	5		0.5	5	mV
V_{OS}	Offset Error	$V_{CC} = 3\text{V}$, Internal Ref. (Note 5)	●	± 0.5	± 5		± 0.5	± 5		± 0.5	± 5	mV
V_{OSTC}	V_{OS} Temperature Coefficient	$V_{CC} = 3\text{V}$, Internal Ref.		± 10			± 10			± 10		$\mu\text{V}/^\circ\text{C}$
GE	Gain Error	$V_{CC} = 3\text{V}$, Internal Ref.	●	± 0.2	± 0.8		± 0.2	± 0.8		± 0.2	± 0.8	%FSR
GE_{TC}	Gain Temperature Coefficient	$V_{CC} = 3\text{V}$, Internal Ref. (Note 10) C-Grade H-Grade		10 10			10 10			10 10		ppm/ $^\circ\text{C}$ ppm/ $^\circ\text{C}$
	Load Regulation	Internal Ref., Mid-Scale, $V_{CC} = 3\text{V} \pm 10\%$, $-5\text{mA} \leq I_{OUT} \leq 5\text{mA}$ $V_{CC} = 5\text{V} \pm 10\%$, $-10\text{mA} \leq I_{OUT} \leq 10\text{mA}$	●	0.009	0.016		0.035	0.064		0.14	0.256	LSB/ mA
			●	0.009	0.016		0.035	0.064		0.14	0.256	LSB/ mA
R_{OUT}	DC Output Impedance	Internal Ref., Mid-Scale, $V_{CC} = 3\text{V} \pm 10\%$, $-5\text{mA} \leq I_{OUT} \leq 5\text{mA}$ $V_{CC} = 5\text{V} \pm 10\%$, $-10\text{mA} \leq I_{OUT} \leq 10\text{mA}$	●	0.09	0.156		0.09	0.156		0.09	0.156	Ω
			●	0.09	0.156		0.09	0.156		0.09	0.156	Ω

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{OUT}	DAC Output Span	External Reference Internal Reference		0 to V_{REF} 0 to 2.5		V V
PSR	Power Supply Rejection	$V_{CC} = 3\text{V} \pm 10\%$ or $5\text{V} \pm 10\%$		-80		dB
I_{SC}	Short Circuit Output Current (Note 6) Sinking Sourcing	$V_{FS} = V_{CC} = 5.5\text{V}$ Zero-Scale; V_{OUT} Shorted to V_{CC} Full-Scale; V_{OUT} Shorted to GND		27	48	mA mA
			●	-28	-48	
DAC I_{SD}	DAC Output Current in High Impedance Mode Sinking Sourcing	MO Options Only		0.05	2	μA μA
			●	-0.001	-0.1	

Power Supply

V_{CC}	Positive Supply Voltage	For Specified Performance	●	2.7	5.5	V
I_{CC}	Supply Current (Note 7)	$V_{CC} = 3\text{V}$, $V_{REF} = 2.5\text{V}$, External Reference	●	0.5	0.7	mA mA mA mA
		$V_{CC} = 3\text{V}$, Internal Reference	●	0.6	0.8	
		$V_{CC} = 5\text{V}$, $V_{REF} = 2.5\text{V}$, External Reference	●	0.6	0.8	
		$V_{CC} = 5\text{V}$, Internal Reference	●	0.7	0.9	
I_{SD}	Supply Current in Power-Down Mode (Note 7)	$V_{CC} = 5\text{V}$, C-Grade	●	1	20	μA μA
		$V_{CC} = 5\text{V}$, H-Grade	●	1	30	

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_{CC} = 2.7\text{V}$ to 5.5V , V_{OUT} unloaded unless otherwise specified.

LTC2635-LMI12/-LMI10/-LMI8/-LMX12/-LMX10/-LMX8/-LZ12/-LZ10/-LZ8/-LMO12/-LMO10/-LMO8 ($V_{FS} = 2.5\text{V}$)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
Reference Input							
	Input Voltage Range		●	1	V_{CC}	V	
	Resistance		●	120	160	200	$k\Omega$
	Capacitance			14		pF	
I_{REF}	Reference Current, Power-Down Mode	DAC Powered Down	●	0.005	1.5	μA	
Reference Output							
	Output Voltage		●	1.24	1.25	1.26	V
	Reference Temperature Coefficient			± 10		ppm/ $^\circ\text{C}$	
	Output Impedance			0.5		$k\Omega$	
	Capacitive Load Driving			10		μF	
	Short Circuit Current	$V_{CC} = 5.5\text{V}$, REF Shorted to GND		2.5		mA	
Digital I/O							
V_{IL}	Low Level Input Voltage (SDA and SCL)	(Note 14)	●	-0.5	$0.3V_{CC}$	V	
V_{IH}	High Level Input Voltage (SDA and SCL)	(Note 11)	●	$0.7V_{CC}$		V	
$V_{IL(CAn)}$	Low Level Input Voltage on CA_n ($n = 0, 1, 2$)	See Test Circuit 1	●		$0.15V_{CC}$	V	
$V_{IH(CAn)}$	High Level Input Voltage on CA_n ($n = 0, 1, 2$)	See Test Circuit 1	●	$0.85V_{CC}$		V	
R_{INH}	Resistance from CA_n ($n = 0, 1, 2$) to V_{CC} to Set $CA_n = V_{CC}$	See Test Circuit 2	●		10	$k\Omega$	
R_{INL}	Resistance from CA_n ($n = 0, 1, 2$) to GND to Set $CA_n = \text{GND}$	See Test Circuit 2	●		10	$k\Omega$	
R_{INF}	Resistance from CA_n ($n = 0, 1, 2$) to V_{CC} or GND to Set $CA_n = \text{Float}$	See Test Circuit 2	●	2		$M\Omega$	
V_{OL}	Low Level Output Voltage	Sink Current = 3mA	●	0	0.4	V	
t_{OF}	Output Fall Time	$V_O = V_{IH(MIN)}$ to $V_O = V_{IL(MAX)}$, $C_B = 10\text{pF}$ to 400pF (Note 12)	●	$20 + 0.1C_B$	250	ns	
t_{SP}	Pulse Width of Spikes Suppressed by Input Filter		●	0	50	ns	
I_{IN}	Input Leakage	$0.1V_{CC} \leq V_{IN} \leq 0.9V_{CC}$	●		1	μA	
C_{IN}	I/O Pin Capacitance	(Note 8)	●		10	pF	
C_B	Capacitive Load for Each Bus Line		●		400	pF	
C_{CA_n}	External Capacitive Load on Address Pin CA_n ($n = 0, 1, 2$)		●		10	pF	

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_{CC} = 2.7\text{V}$ to 5.5V , V_{OUT} unloaded unless otherwise specified.

LTC2635-LMI12/-LMI10/-LMI8/-LMX12/-LMX10/-LMX8/-LZ12/-LZ10/-LZ8/-LMO12/-LMO10/-LMO8 ($V_{FS} = 2.5\text{V}$)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
AC Performance						
t_s	Settling Time	$V_{CC} = 3\text{V}$ (Note 9)		3.5		μs
		$\pm 0.39\%$ ($\pm 1\text{LSB}$ at 8 Bits)		4.1		μs
		$\pm 0.098\%$ ($\pm 1\text{LSB}$ at 10 Bits)		4.4		μs
	Voltage Output Slew Rate			1		$\text{V}/\mu\text{s}$
	Capacitive Load Driving			500		pF
	Glitch Impulse	At Mid-Scale Transition		2.1		$\text{nV}\cdot\text{s}$
	DAC-to-DAC Crosstalk	1 DAC Held at FS, 1 DAC Switched 0 to FS		2.6		$\text{nV}\cdot\text{s}$
	Multiplying Bandwidth	External Reference		320		kHz
e_n	Output Voltage Noise Density	At $f = 1\text{kHz}$, External Reference		180		$\text{nV}/\sqrt{\text{Hz}}$
		At $f = 10\text{kHz}$, External Reference		160		$\text{nV}/\sqrt{\text{Hz}}$
		At $f = 1\text{kHz}$, Internal Reference		200		$\text{nV}/\sqrt{\text{Hz}}$
		At $f = 10\text{kHz}$, Internal Reference		180		$\text{nV}/\sqrt{\text{Hz}}$
	Output Voltage Noise	0.1Hz to 10Hz, External Reference		35		$\mu\text{V}_{\text{P-P}}$
		0.1Hz to 10Hz, Internal Reference		40		$\mu\text{V}_{\text{P-P}}$
		0.1Hz to 200kHz, External Reference		680		$\mu\text{V}_{\text{P-P}}$
		0.1Hz to 200kHz, Internal Reference		730		$\mu\text{V}_{\text{P-P}}$
		$C_{\text{REF}} = 0.1\mu\text{F}$				

TIMING CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_{CC} = 2.7\text{V}$ to 5.5V . (See Figure 1) (Note 13)

LTC2635-LMI12/-LMI10/-LMI8/-LMX12/-LMX10/-LMX8/-LZ12/-LZ10/-LZ8/-LMO12/-LMO10/-LMO8 ($V_{FS} = 2.5\text{V}$)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
f_{SCL}	SCL Clock Frequency		●	0	400	kHz
$t_{\text{HD(STA)}}$	Hold Time (Repeated) Start Condition		●	0.6		μs
t_{LOW}	Low Period of the SCL Clock Pin		●	1.3		μs
t_{HIGH}	High Period of the SCL Clock Pin		●	0.6		μs
$t_{\text{SU(STA)}}$	Set-Up Time for a Repeated Start Condition		●	0.6		μs
$t_{\text{HD(DAT)}}$	Data Hold Time		●	0	0.9	μs
$t_{\text{SU(DAT)}}$	Data Set-Up Time		●	100		ns
t_r	Rise Time of Both SDA and SCL Signals	(Note 12)	●	$20 + 0.1C_B$	300	ns
t_f	Fall Time of Both SDA and SCL Signals	(Note 12)	●	$20 + 0.1C_B$	300	ns
$t_{\text{SU(STO)}}$	Set-Up Time for Stop Condition		●	0.6		μs
t_{BUF}	Bus Free Time Between a Stop and Start Condition		●	1.3		μs
t_1	Falling Edge of 9 th Clock of the 3 rd Input Byte to $\overline{\text{LDAC}}$ High or Low Transition		●	400		ns
t_2	$\overline{\text{LDAC}}$ Low Pulse Width		●	20		ns

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_{CC} = 4.5\text{V}$ to 5.5V , V_{OUT} unloaded unless otherwise specified.

LTC2635-HMI12/-HMI10/-HMI8/-HZ12/-HZ10/-HZ8 ($V_{FS} = 4.096\text{V}$)

SYMBOL	PARAMETER	CONDITIONS	LTC2635-8			LTC2635-10			LTC2635-12			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
DC Performance												
	Resolution		●	8		10		12				Bits
	Monotonicity	$V_{CC} = 5\text{V}$, Internal Ref. (Note 4)	●	8		10		12				Bits
DNL	Differential Nonlinearity	$V_{CC} = 5\text{V}$, Internal Ref. (Note 4)	●		± 0.5		± 0.5		± 1			LSB
INL	Integral Nonlinearity	$V_{CC} = 5\text{V}$, Internal Ref. (Note 4)	●	± 0.05	± 0.5		± 0.2	± 1		± 1	± 2.5	LSB
ZSE	Zero-Scale Error	$V_{CC} = 5\text{V}$, Internal Ref., Code=0	●	0.5	5		0.5	5		0.5	5	mV
V_{OS}	Offset Error	$V_{CC} = 5\text{V}$, Internal Ref. (Note 5)	●	± 0.5	± 5		± 0.5	± 5		± 0.5	± 5	mV
V_{OSTC}	V_{OS} Temperature Coefficient	$V_{CC} = 5\text{V}$, Internal Reference		± 10			± 10			± 10		$\mu\text{V}/^\circ\text{C}$
GE	Gain Error	$V_{CC} = 5\text{V}$, Internal Reference	●	± 0.2	± 0.8		± 0.2	± 0.8		± 0.2	± 0.8	%FSR
GE_{TC}	Gain Temperature Coefficient	$V_{CC} = 5\text{V}$, Internal Ref. (Note 10) C-Grade H-Grade		10 10			10 10			10 10		ppm/ $^\circ\text{C}$ ppm/ $^\circ\text{C}$
	Load Regulation	Internal Reference, Mid-Scale, $V_{CC} = 5\text{V} \pm 10\%$, $-10\text{mA} \leq I_{OUT} \leq 10\text{mA}$	●	0.006	0.01		0.022	0.04		0.09	0.16	LSB/mA
R_{OUT}	DC Output	Internal Reference, Mid-Scale, $V_{CC} = 5\text{V} \pm 10\%$, $-10\text{mA} \leq I_{OUT} \leq 10\text{mA}$	●	0.09	0.156		0.09	0.156		0.09	0.156	Ω

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{OUT}	DAC Output Span	External Reference Internal Reference		0 to V_{REF} 0 to 4.096		V V
PSR	Power Supply Rejection	$V_{CC} = 5\text{V} \pm 10\%$		-80		dB
I_{SC}	Short Circuit Output Current (Note 6) Sinking Sourcing	$V_{FS} = V_{CC} = 5.5\text{V}$ Zero-Scale; V_{OUT} Shorted to V_{CC} Full-Scale; V_{OUT} Shorted to GND		27 -28	48 -48	mA mA

Power Supply

V_{CC}	Positive Supply Voltage	For Specified Performance	●	4.5	5.5	V
I_{CC}	Supply Current (Note 7)	$V_{CC} = 3\text{V}$, $V_{REF} = 4.096\text{V}$, External Reference $V_{CC} = 3\text{V}$, Internal Reference	● ●	0.6 0.7	0.8 0.9	mA mA
I_{SD}	Supply Current in Power-Down Mode (Note 7)	$V_{CC} = 5\text{V}$, C-Grade $V_{CC} = 5\text{V}$, H-Grade	● ●	1 1	20 30	μA μA

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_{CC} = 4.5\text{V}$ to 5.5V , V_{OUT} unloaded unless otherwise specified.

LTC2635-HMI12/-HMI10/-HMI8/-HZ12/-HZ10/-HZ8 ($V_{FS} = 4.096\text{V}$)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Reference Input							
	Input Voltage Range		●	1		V_{CC}	V
	Resistance		●	120	160	200	$k\Omega$
	Capacitance				14		pF
I_{REF}	Reference Current, Power-Down Mode	DAC Powered Down	●		0.005	1.5	μA
Reference Output							
	Output Voltage		●	2.032	2.048	2.064	V
	Reference Temperature Coefficient				± 10		ppm/ $^\circ\text{C}$
	Output Impedance				0.5		$k\Omega$
	Capacitive Load Driving				10		μF
	Short Circuit Current	$V_{CC} = 5.5\text{V}$, REF Shorted to GND			4		mA
Digital I/O							
V_{IL}	Low Level Input Voltage (SDA and SCL)	(Note 14)	●	-0.5		$0.3V_{CC}$	V
V_{IH}	High Level Input Voltage (SDA and SCL)	(Note 11)	●	$0.7V_{CC}$			V
$V_{IL(CAn)}$	Low Level Input Voltage on CA_n ($n = 0, 1, 2$)	See Test Circuit 1	●			$0.15V_{CC}$	V
$V_{IH(CAn)}$	High Level Input Voltage on CA_n ($n = 0, 1, 2$)	See Test Circuit 1	●	$0.85V_{CC}$			V
R_{INH}	Resistance from CA_n ($n = 0, 1, 2$) to V_{CC} to Set $CA_n = V_{CC}$	See Test Circuit 2	●			10	$k\Omega$
R_{INL}	Resistance from CA_n ($n = 0, 1, 2$) to GND to Set $CA_n = \text{GND}$	See Test Circuit 2	●			10	$k\Omega$
R_{INF}	Resistance from CA_n ($n = 0, 1, 2$) to V_{CC} or GND to Set $CA_n = \text{Float}$	See Test Circuit 2	●	2			$M\Omega$
V_{OL}	Low Level Output Voltage	Sink Current = 3mA	●	0		0.4	V
t_{OF}	Output Fall Time	$V_O = V_{IH(\text{MIN})}$ to $V_O = V_{IL(\text{MAX})}$, $C_B = 10\text{pF}$ to 400pF (Note 12)	●	$20 + 0.1C_B$		250	ns
t_{SP}	Pulse Width of Spikes Suppressed by Input Filter		●	0		50	ns
I_{IN}	Input Leakage	$0.1V_{CC} \leq V_{IN} \leq 0.9V_{CC}$	●			1	μA
C_{IN}	I/O Pin Capacitance	(Note 8)	●			10	pF
C_B	Capacitive Load for Each Bus Line		●			400	pF
C_{CA_n}	External Capacitive Load on Address Pin CA_n ($n=0, 1, 2$)		●			10	pF

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_{CC} = 4.5\text{V}$ to 5.5V , V_{OUT} unloaded unless otherwise specified.

LTC2635-HMI12/-HMI10/-HMI8/-HZ12/-HZ10/-HZ8 ($V_{FS} = 4.096\text{V}$)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
AC Performance						
t_s	Settling Time	$V_{CC} = 5\text{V}$ (Note 9)		3.9		μs
		$\pm 0.39\%$ ($\pm 1\text{LSB}$ at 8 Bits)		4.3		μs
		$\pm 0.098\%$ ($\pm 1\text{LSB}$ at 10 Bits)		5		μs
	Voltage Output Slew Rate			1		$\text{V}/\mu\text{s}$
	Capacitive Load Driving			500		pF
	Glitch Impulse	At Mid-Scale Transition		3		$\text{nV}\cdot\text{s}$
	DAC-to-DAC Crosstalk	1 DAC Held at FS, 1 DAC Switched 0 to FS		3		$\text{nV}\cdot\text{s}$
	Multiplying Bandwidth	External Reference		320		kHz
e_n	Output Voltage Noise Density	At $f = 1\text{kHz}$, External Reference		180		$\text{nV}/\sqrt{\text{Hz}}$
		At $f = 10\text{kHz}$, External Reference		160		$\text{nV}/\sqrt{\text{Hz}}$
		At $f = 1\text{kHz}$, Internal Reference		250		$\text{nV}/\sqrt{\text{Hz}}$
		At $f = 10\text{kHz}$, Internal Reference		230		$\text{nV}/\sqrt{\text{Hz}}$
	Output Voltage Noise	0.1Hz to 10Hz, External Reference		35		$\mu\text{V}_{\text{P-P}}$
		0.1Hz to 10Hz, Internal Reference		50		$\mu\text{V}_{\text{P-P}}$
		0.1Hz to 200kHz, External Reference		680		$\mu\text{V}_{\text{P-P}}$
		0.1Hz to 200kHz, Internal Reference		750		$\mu\text{V}_{\text{P-P}}$
		$C_{\text{REF}} = 0.1\mu\text{F}$				

TIMING CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_{CC} = 4.5\text{V}$ to 5.5V . (See Figure 1) (Note 13)

LTC2635-HMI12/-HMI10/-HMI8/-HZ12/-HZ10/-HZ8 ($V_{FS} = 4.096\text{V}$)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
f_{SCL}	SCL Clock Frequency		●	0	400	kHz
$t_{\text{HD(STA)}}$	Hold Time (Repeated) Start Condition		●	0.6		μs
t_{LOW}	Low Period of the SCL Clock Pin		●	1.3		μs
t_{HIGH}	High Period of the SCL Clock Pin		●	0.6		μs
$t_{\text{SU(STA)}}$	Set-Up Time for a Repeated Start Condition		●	0.6		μs
$t_{\text{HD(DAT)}}$	Data Hold Time		●	0	0.9	μs
$t_{\text{SU(DAT)}}$	Data Set-Up Time		●	100		ns
t_r	Rise Time of Both SDA and SCL Signals	(Note 12)	●	$20 + 0.1C_B$	300	ns
t_f	Fall Time of Both SDA and SCL Signals	(Note 12)	●	$20 + 0.1C_B$	300	ns
$t_{\text{SU(STO)}}$	Set-Up Time for Stop Condition		●	0.6		μs
t_{BUF}	Bus Free Time Between a Stop and Start Condition		●	1.3		μs
t_1	Falling Edge of 9 th Clock of the 3 rd Input Byte to $\overline{\text{LDAC}}$ High or Low Transition		●	400		ns
t_2	$\overline{\text{LDAC}}$ Low Pulse Width		●	20		ns

ELECTRICAL CHARACTERISTICS

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltages are with respect to GND.

Note 3: Operating at temperatures above 90°C and with $V_{CC} > 4V$ requires V_{CC} slew rates to be no greater than 73mV/us.

Note 4: Linearity and monotonicity are defined from code k_L to code $2^N - 1$, where N is the resolution and k_L is given by $k_L = 0.016 \cdot (2^N / V_{FS})$, rounded to the nearest whole code. For $V_{FS} = 2.5V$ and $N = 12$, $k_L = 26$ and linearity is defined from code 26 to code 4,095. For $V_{FS} = 4.096V$ and $N = 12$, $k_L = 16$ and linearity is defined from code 16 to code 4,095.

Note 5: Inferred from measurement at code 16 (LTC2635-12), code 4 (LTC2635-10) or code 1 (LTC2635-8), and at full-scale.

Note 6: This IC includes current limiting that is intended to protect the device during momentary overload conditions. Junction temperature can exceed the rated maximum during current limiting. Continuous operation above

the specified maximum operating junction temperature may impair device reliability.

Note 7: Digital inputs at 0V or V_{CC} .

Note 8: Guaranteed by design and not production tested.

Note 9: Internal Reference mode. DAC is stepped 1/4 scale to 3/4 scale and 3/4 scale to 1/4 scale. Load is 2k Ω in parallel with 100pF to GND.

Note 10: Temperature coefficient is calculated by dividing the maximum change in output voltage by the specified temperature range.

Note 11: Maximum $V_{IH} = V_{CC(MAX)} + 0.5V$.





Note 12: C_B = capacitance of one bus line in pF.

Note 13: All values refer to $V_{IH} = V_{IH(MIN)}$ and $V_{IL} = V_{IL(MAX)}$ levels.

Note 14: Minimum V_{IL} exceeds the Absolute Maximum rating. This condition won't damage the IC, but could degrade performance.








TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^\circ\text{C}$, unless otherwise noted.

LTC2635-L12 (Internal Reference, $V_{FS} = 2.5\text{V}$)




TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^\circ\text{C}$, unless otherwise noted.

LTC2635-H12 (Internal Reference, $V_{FS} = 4.096\text{V}$)





TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^\circ\text{C}$, unless otherwise noted.




LTC2635-10



LTC2635-8



LTC2635



TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^\circ\text{C}$, unless otherwise noted.

LTC2635

Large-Signal Response



Mid-Scale Glitch Impulse



Power-On Reset Glitch



Headroom at Rails vs Output Current




Exiting Power-Down to Mid-Scale




Power-On Reset to Mid-Scale



Supply Current vs Logic Voltage



Exiting Power-Down for Hi-Z Option



TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^\circ\text{C}$, unless otherwise noted.

LTC2635

Multiplying Bandwidth




Noise Voltage vs Frequency




Gain Error vs Reference Input




0.1Hz to 10Hz Voltage Noise



DAC-to-DAC Crosstalk (Dynamic)



Gain Error vs Temperature



PIN FUNCTIONS (MSOP/QFN)

V_{CC} (Pin 1/Pin 16): Supply Voltage Input. $2.7V \leq V_{CC} \leq 5.5V$ (LTC2635-L) or $4.5V \leq V_{CC} \leq 5.5V$ (LTC2635-H). Bypass to GND with a 0.1 μ F capacitor.

V_{OUTA} to V_{OUTD} (Pins 2, 3, 8, 9/Pins 1, 2, 11, 12): DAC Analog Voltage Outputs.

$\overline{\text{LDAC}}$ (Pin 3, QFN Only): Asynchronous DAC Update. A falling edge on this input after four bytes (slave address byte plus three data bytes) have been written into the part immediately updates the DAC registers with the contents of the input registers (similar to a software update). A low on this input without a complete 32-bit (four bytes including the slave address) data write transfer to the part does not update the DAC output. A low on the $\overline{\text{LDAC}}$ pin powers up the DACs. A software power down command is ignored if $\overline{\text{LDAC}}$ is low.

CA0 (Pin 4/Pin 4): Chip Address Bit 0. Tie this pin to V_{CC}, GND or leave it floating to select an I²C slave address for the part (see Tables 1 and 2).

SCL (Pin 5/Pin 5): Serial Clock Input Pin. Data is shifted into the SDA pin at the rising edges of the clock. This high-impedance pin requires a pull-up resistor or current source to V_{CC}.

SDA (Pin 6/Pin 8): Serial Data Bidirectional Pin. Data is shifted into the SDA pin and acknowledged by the SDA pin. This pin is high impedance while data is shifted in. Open drain N-channel output during acknowledgment. SDA requires a pull-up resistor or current source to V_{CC}.

REF (Pin 7/Pin 10): Reference Voltage Input or Output. When External Reference mode is selected, REF is an input ($1V \leq V_{REF} \leq V_{CC}$) where the voltage supplied sets the full-scale DAC output voltage. When Internal Reference is selected, the 10ppm/°C 1.25V (LTC2635-L) or 2.048V (LTC2635-H) internal reference (half full-scale) is available at the pin. This output may be bypassed to GND with up to 10 μ F, and must be buffered when driving an external DC load current.

DNC (Pins 6, 15, QFN Only): Do Not Connect These Pins.


CA2 (Pin 7, QFN Only): Chip Address Bit 2. Tie this pin to V_{CC}, GND or leave it floating to select an I²C slave address for the part (see Table 1).

CA1 (Pin 9, QFN Only): Chip Address Bit 1. Tie this pin to V_{CC}, GND or leave it floating to select an I²C slave address for the part (see Table 1).

GND (Pin 10, Exposed Pad Pin 11/Pin 14, Exposed Pad Pin 17): Ground. Must be soldered to PCB ground.

REFLO (Pin 13, QFN Only): Reference Low Pin. The voltage at this pin sets the zero-scale voltage of all DACs. This pin must be tied to GND.


BLOCK DIAGRAM




TEST CIRCUITS

Test Circuits for I²C Digital I/O (See Electrical Characteristics)

Test Circuit 1



Test Circuit 2



TIMING DIAGRAMS




Figure 1. I²C Timing

TIMING DIAGRAMS



Figure 2a. Typical LTC2635 Write Transaction



Figure 2b. LTC2635 $\overline{\text{LDAC}}$ Timing (QFN Package Only)

OPERATION

The LTC2635 is a family of quad voltage output DACs in 16-pin QFN and 10-lead MSOP packages. Each DAC can operate rail-to-rail using an external reference, or with its full-scale voltage set by an integrated reference. Eighteen combinations of accuracy (12-, 10-, and 8-bit), power-on reset value (zero-scale, mid-scale in internal reference mode, or mid-scale in external reference mode), DAC power-down output load (high impedance or 200k Ω), and full-scale voltage (2.5V or 4.096V) are available. The LTC2635 is controlled using a 2-wire I²C interface.

Power-On Reset

The LTC2635-HZ/-LZ clear the output to zero-scale when power is first applied, making system initialization consistent and repeatable.

For some applications, downstream circuits are active during DAC power-up, and may be sensitive to nonzero outputs from the DAC during this time. The LTC2635 contains circuitry to reduce the power-on glitch: the analog output typically rises less than 5mV above zero-scale during power on. In general, the glitch amplitude decreases as the power supply ramp time is increased. See “Power-On Reset Glitch” in the Typical Performance Characteristics section.

The LTC2635-HMI/-LMI/-LMX provide an alternative reset, setting the output to mid-scale when power is first applied. The LTC2635-LMI and LTC2635-HMI power up in internal reference mode, with the output set to a mid-scale voltage of 1.25V and 2.048V, respectively. The LTC2635-LMX power-up in external reference mode, with the output set to mid-scale of the external reference. The LTC2635-LMO powers up in internal reference mode with all the DAC channels placed in the high-impedance state (powered-down). Input and DAC registers are set to the mid-scale code, and only the internal reference is powered up, causing supply current to be typically 100 μ A upon power up. Default reference mode selection is described in the Reference Modes section.

Power Supply Sequencing

The voltage at REF (Pin 10 – QFN, Pin 7 – MSOP) must be kept within the range $-0.3V \leq V_{REF} \leq V_{CC} + 0.3V$ (see Absolute Maximum Ratings). Particular care should be

taken to observe these limits during power supply turn-on and turn-off sequences, when the voltage at V_{CC} is in transition.

Transfer Function

The digital-to-analog transfer function is

$$V_{OUT(IDEAL)} = \left(\frac{k}{2^N} \right) (V_{REF} - V_{REFLO}) + V_{REFLO}$$

where k is the decimal equivalent of the binary DAC input code, N is the resolution, and V_{REF} is either 2.5V (LTC2635-LMI/-LMX/-LMO/-LZ) or 4.096V (LTC2635-HMI/-HZ) when in Internal Reference mode, and the voltage at REF when in External Reference mode.

I²C Serial Interface

The LTC2635 communicates with a host using the standard 2-wire I²C interface. The timing diagrams (Figures 1 and 2) show the timing relationship of the signals on the bus. The two bus lines, SDA and SCL, must be high when the bus is not in use. External pull-up resistors or current sources are required on these lines. The value of these pull-up resistors is dependent on the power supply and can be obtained from the I²C specifications. For an I²C bus operating in the fast mode, an active pull-up will be necessary if the bus capacitance is greater than 200pF.

The LTC2635 is a receive-only (slave) device. The master can write to the LTC2635. The LTC2635 will not acknowledge (NAK) a read request from the master.

START (S) and STOP (P) Conditions

When the bus is not in use, both SCL and SDA must be high. A bus master signals the beginning of a communication to a slave device by transmitting a START condition. A START condition is generated by transitioning SDA from high to low while SCL is high.

When the master has finished communicating with the slave, it issues a STOP condition. A STOP condition is generated by transitioning SDA from low to high while SCL is high. The bus is then free for communication with another I²C device.

OPERATION

Acknowledge

The Acknowledge (ACK) signal is used for handshaking between the master and the slave. An ACK (active LOW) generated by the slave lets the master know that the latest byte of information was properly received. The ACK related clock pulse is generated by the master. The master releases the SDA line (HIGH) during the ACK clock pulse. The slave-receiver must pull down the SDA bus line during the ACK clock pulse so that it remains a stable LOW during the HIGH period of this clock pulse. The LTC2635 responds to a write by a master in this manner but does not acknowledge a read operation; in that case, SDA is retained HIGH during the period of the ACK clock pulse.

Chip Address

The state of pins CA0, CA1 and CA2 (CA1 and CA2 are only available on the QFN package) determines the slave address of the part. These pins can be each set to any one of three states: V_{CC} , GND or float. This results in 27 (QFN Package) or 3 (MSOP Package) selectable addresses for the part. The slave address assignments are shown in Tables 1 and 2.

In addition to the address selected by the address pins, the part also responds to a global address. This address allows a common write to all LTC2635 parts to be accomplished using one 3-byte write transaction on the I²C bus. The global address, listed at the end of Tables 1 and 2, is a 7-bit hardwired address not selectable by CA0, CA1 or CA2. If another address is required, please consult the factory.

The maximum capacitive load allowed on the address pins (CA0, CA1 and CA2) is 10pF, as these pins are driven during address detection to determine if they are floating.

Table 1. Slave Address Map (QFN Package)

CA2	CA1	CA0	A6	A5	A4	A3	A2	A1	A0
GND	GND	GND	0	0	1	0	0	0	0
GND	GND	FLOAT	0	0	1	0	0	0	1
GND	GND	V_{CC}	0	0	1	0	0	1	0
GND	FLOAT	GND	0	0	1	0	0	1	1
GND	FLOAT	FLOAT	0	1	0	0	0	0	0
GND	FLOAT	V_{CC}	0	1	0	0	0	0	1
GND	V_{CC}	GND	0	1	0	0	0	1	0
GND	V_{CC}	FLOAT	0	1	0	0	0	1	1
GND	V_{CC}	V_{CC}	0	1	1	0	0	0	0
FLOAT	GND	GND	0	1	1	0	0	0	1
FLOAT	GND	FLOAT	0	1	1	0	0	1	0
FLOAT	GND	V_{CC}	0	1	1	0	0	1	1
FLOAT	FLOAT	GND	1	0	0	0	0	0	0
FLOAT	FLOAT	FLOAT	1	0	0	0	0	0	1
FLOAT	FLOAT	V_{CC}	1	0	0	0	0	1	0
FLOAT	V_{CC}	GND	1	0	0	0	0	1	1
FLOAT	V_{CC}	FLOAT	1	0	1	0	0	0	0
FLOAT	V_{CC}	V_{CC}	1	0	1	0	0	0	1
V_{CC}	GND	GND	1	0	1	0	0	1	0
V_{CC}	GND	FLOAT	1	0	1	0	0	1	1
V_{CC}	GND	V_{CC}	1	1	0	0	0	0	0
V_{CC}	FLOAT	GND	1	1	0	0	0	0	1
V_{CC}	FLOAT	FLOAT	1	1	0	0	0	1	0
V_{CC}	FLOAT	V_{CC}	1	1	0	0	0	1	1
V_{CC}	V_{CC}	GND	1	1	1	0	0	0	0
V_{CC}	V_{CC}	FLOAT	1	1	1	0	0	0	1
V_{CC}	V_{CC}	V_{CC}	1	1	1	0	0	1	0
GLOBAL ADDRESS			1	1	1	0	0	1	1

Table 2. Slave Address Map (MSOP Package)

CA0	A6	A5	A4	A3	A2	A1	A0
GND	0	0	1	0	0	0	0
FLOAT	0	0	1	0	0	0	1
V_{CC}	0	0	1	0	0	1	0
GLOBAL ADDRESS		1	1	1	0	0	1

OPERATION

Write Word Protocol

The master initiates communication with the LTC2635 with a START condition and a 7-bit slave address followed by the Write bit (\overline{W}) = 0. The LTC2635 acknowledges by pulling the SDA pin low at the 9th clock if the 7-bit slave address matches the address of the part (set by CA0, CA1 or CA2) or the global address. The master then transmits three bytes of data. The LTC2635 acknowledges each byte of data by pulling the SDA line low at the 9th clock of each data byte transmission. After receiving three complete bytes of data, the LTC2635 executes the command specified in the 24-bit input word.

If more than three data bytes are transmitted after a valid 7-bit slave address, the LTC2635 does not acknowledge (NAK) the extra bytes of data (SDA is high during the 9th clock).

The format of the three data bytes is shown in Figure 3. The first byte of the input word consists of the 4-bit command, followed by the 4-bit DAC address. The next two bytes contain the 16-bit data word, which consists of the 12-, 10- or 8-bit input code, MSB to LSB, followed by 4, 6 or 8 don't-care bits (LTC2635-12, -10 and -8, respectively). A typical LTC2635 write transaction is shown in Figure 4.

The command bit assignments (C3-C0) and address (A3-A0) assignments are shown in Tables 3 and 4. The first four commands in the table consist of write and update operations. A write operation loads a 16-bit data word from the 32-bit shift register into the input register. In an update operation, the data word is copied from the input register to the DAC register. Once copied into the DAC register, the data word becomes the active 12-, 10-, or 8-bit input code, and is converted to an analog voltage at the DAC output. Write to and Update combines the first two commands. The Update operation also powers up the

DAC if it had been in power-down mode. The data path and registers are shown in the Block Diagram.

Table 3. Command Codes

COMMAND*				
C3	C2	C1	C0	
0	0	0	0	Write to Input Register n
0	0	0	1	Update (Power Up) DAC Register n
0	0	1	0	Write to Input Register n, Update (Power Up) All
0	0	1	1	Write to and Update (Power Up) DAC Register n
0	1	0	0	Power Down n
0	1	0	1	Power Down Chip (All DAC's and Reference)
0	1	1	0	Select Internal Reference (Power Up Reference)
0	1	1	1	Select External Reference (Power Down Internal Reference)
1	1	1	1	No Operation

*Command codes not shown are reserved and should not be used.

Table 4. Address Codes

ADDRESS (n)*				
A3	A2	A1	A0	
0	0	0	0	DAC A
0	0	0	1	DAC B
0	0	1	0	DAC C
0	0	1	1	DAC D
1	1	1	1	ALL DACs


* Address codes not shown are reserved and should not be used.

Reference Modes


For applications where an accurate external reference is either not available, or not desirable due to limited space, the LTC2635 has a user-selectable, integrated reference. The integrated reference voltage is internally amplified by 2x to provide the full-scale DAC output voltage range. The LTC2635-LMI/-LMX/-LMO/-LZ provides a full-scale output of 2.5V. The LTC2635-HMI/-HZ provides a full-scale output of 4.096V. The internal reference can be useful in applications where the supply voltage is poorly regulated. Internal Reference mode can be selected by

OPERATION


Write Word Protocol for LTC2635




Input Word (LTC2635-12)



Input Word (LTC2635-10)



Input Word (LTC2635-8)



2635 F03

Figure 3. Command and Data Input Format

using command 0110b, and is the power-on default for LTC2635-HZ/-LZ, as well as for LTC2635-HMI/-LMI/-LMO.

The 10ppm/°C, 1.25V (LTC2635-LMI/-LMX/-LMO/-LZ) or 2.048V (LTC2635-HMI/-HZ) internal reference is available at the REF pin. Adding bypass capacitance to the REF pin will improve noise performance; and up to 10µF can be driven without oscillation. This output must be buffered when driving an external DC load current.

Alternatively, the DAC can operate in External Reference mode using command 0111b. In this mode, an input voltage supplied externally to the REF pin provides the reference ($1V \leq V_{REF} \leq V_{CC}$) and the supply current is reduced. The external reference voltage supplied sets the full-scale DAC output voltage. External Reference mode is the power-on default for LTC2635-LMX.

The reference mode of LTC2635-HZ/-LZ/-HMI/-LMI/-LMO (Internal Reference power-on default), can be changed

by software command after power up. The same is true for LTC2635-LMX (External Reference power-on default).

Power-Down Mode

For power-constrained applications, power-down mode can be used to reduce the supply current whenever less than four DAC outputs are needed. When in power-down, the buffer amplifiers, bias circuits, and integrated reference circuits are disabled, and draw essentially zero current. The DAC amplifier outputs are put into a high-impedance state, and the output pins are passively pulled to ground through individual 200k resistors (LTC2635-LMI/-LMX/-LZ/-HMI/-HZ). For the LTC2635-LMO options, the output pins are not passively pulled to ground, but are also placed in a high-impedance state (open-circuited state) during power-down, typically drawing less than 0.1µA. The LTC2635-LMO options power-up with all DAC outputs in this high-impedance state. They remain that way until

OPERATION

given a software or hardware update command. For all LTC2635 options, input- and DAC-register contents are not disturbed during power-down.

Any channel or combination of channels can be put into power-down mode by using command 0100b in combination with the appropriate DAC address, (n). The supply current is reduced approximately 20% for each DAC powered down. The integrated reference is automatically powered down when external reference is selected using command 0111b. In addition, all the DAC channels and the integrated reference together can be put into power-down mode using Power Down Chip command 0101b. When the integrated reference is in power-down mode, the REF pin becomes high impedance (typically > 1G Ω). For all power-down commands the 16-bit data word is ignored.

Normal operation resumes after executing any command that includes a DAC update, (as shown in Table 1) or pulling the asynchronous $\overline{\text{LDAC}}$ pin low (QFN package only). The selected DAC is powered up as its voltage output is updated. When a DAC which is in a powered-down state is powered up and updated, normal settling is delayed. If less than four DACs are in a powered-down state prior to the update command, the power-up delay time is 10 μ s. However, if all four DACs and the integrated reference are powered down, then the main bias generation circuit block has been automatically shut down in addition to the DAC amplifiers and reference buffers. In this case, the power up delay time is 12 μ s. The power-up of the integrated reference depends on the command that powered it down. If the reference is powered down using the Select External Reference Command (0111b), then it can only be powered back up using Select Internal Reference Command (0110b). However, if the reference was powered down using Power Down Chip Command (0101b), then in addition to Select Internal Reference Command (0110b), any command (in software or using the $\overline{\text{LDAC}}$ pin) that powers up the DACs will also power up the integrated reference.

Voltage Output

The LTC2635's integrated rail-to-rail amplifier has guaranteed load regulation when sourcing or sinking up to 10mA at 5V, and 5mA at 3V.

Load regulation is a measure of the amplifier's ability to maintain the rated voltage accuracy over a wide range of load current. The measured change in output voltage per change in forced load current is expressed in LSB/mA.

DC output impedance is equivalent to load regulation, and may be derived from it by simply calculating a change in units from LSB/mA to Ω . The amplifier's DC output impedance is 0.1 Ω when driving a load well away from the rails.

When drawing a load current from either rail, the output voltage headroom with respect to that rail is limited by the 50 Ω typical channel resistance of the output devices (e.g., when sinking 1mA, the minimum output voltage is 50 Ω • 1mA, or 50mV). See the graph *Headroom at Rails vs. Output Current* in the Typical Performance Characteristics section.

The amplifier is stable driving capacitive loads of up to 500pF.

Rail-to-Rail Output Considerations

In any rail-to-rail voltage output device, the output is limited to voltages within the supply range.

Since the analog output of the DAC cannot go below ground, it may limit for the lowest codes as shown in Figure 5b. Similarly, limiting can occur near full-scale when the REF pin is tied to V_{CC} . If $V_{REF} = V_{CC}$ and the DAC full-scale error (FSE) is positive, the output for the highest codes limits at V_{CC} , as shown in Figure 5c. No full-scale limiting can occur if V_{REF} is less than $V_{CC} - \text{FSE}$.

Offset and linearity are defined and tested over the region of the DAC transfer function where no output limiting can occur.

Board Layout

The PC board should have separate areas for the analog and digital sections of the circuit. A single, solid ground plane should be used, with analog and digital signals carefully routed over separate areas of the plane. This keeps digital signals away from sensitive analog signals and minimizes the interaction between digital ground currents and the analog section of the ground plane. The resistance

OPERATION

from the LTC2635 GND pin to the ground plane should be as low as possible. Resistance here will add directly to the effective DC output impedance of the device (typically 0.1Ω). Note that the LTC2635 is no more susceptible to this effect than any other parts of this type; on the contrary, it allows layout-based performance improvements to shine rather than limiting attainable performance with excessive internal resistance.

Another technique for minimizing errors is to use a separate power ground return trace on another board layer. The trace should run between the point where the power

supply is connected to the board and the DAC ground pin. Thus the DAC ground pin becomes the common point for analog ground, digital ground, and power ground. When the LTC2635 is sinking large currents, this current flows out the ground pin and directly to the power ground trace without affecting the analog ground plane voltage.

It is sometimes necessary to interrupt the ground plane to confine digital ground currents to the digital portion of the plane. When doing this, make the gap in the plane only as long as it needs to be to serve its purpose and ensure that no traces cross over the gap.



Figure 4. Typical LTC2635 Input Waveform—Programming DAC Output for Full-Scale

OPERATION



Figure 5. Effects of Rail-to-Rail On a DAC Transfer Curve (Shown for 12 Bits).

(a) Overall Transfer Function

(b) Effect of Negative Offset for Codes Near Zero


(c) Effect of Positive Full-Scale Error for Codes Near Full-Scale

APPLICATION INFORMATION

Voltage Margining Application with LTC3850 (1.2V ±5%) –LTC2635– LMO Option Only




V _{OUT}	DAC D OUTPUT	DAC CODE
1.26V	0.5V	819
1.2V	0.8V	1311
1.14V	1.1V	1802






PACKAGE DESCRIPTION

Please refer to <http://www.linear.com/product/LTC2635#packaging> for the most recent package drawings.

UD Package 16-Lead Plastic QFN (3mm × 3mm) (Reference LTC DWG # 05-08-1691 Rev 0)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS



NOTE:

1. DRAWING CONFORMS TO JEDEC PACKAGE OUTLINE MO-220 VARIATION (WEED-2)
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

PACKAGE DESCRIPTION

Please refer to <http://www.linear.com/product/LTC2635#packaging> for the most recent package drawings.

MSE Package 10-Lead Plastic MSOP, Exposed Die Pad (Reference LTC DWG # 05-08-1664 Rev I)




REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
A	12/09	Revise QFN pin names. Minor text edit in Operations section.	2, 17 21, 24
B	06/10	Revised Note 3 in the Electrical Characteristics section. Added Typical Application drawing and revised Related Parts List.	11 32
C	05/17	Corrected V_{CC} slew rate requirement when operating above 90°C and with $V_{CC} > 4V$.	11
D	04/18	Edits to Note 3.	11

TYPICAL APPLICATION

Voltage Margining Application with LTC3850 (1.2V ±5%) –LTC2635– LMO Option Only





RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC2654/LTC2655	Quad 16-/12 Bit, SPI/I ² C V _{OUT} DACs with 10ppm/°C Maximum Reference	±4LSB INL Maximum at 16 Bits and ±2mV Offset Error, Rail-to-Rail Output, 20-Lead 4mm × 4mm QFN and 16-Lead Narrow SSOP Packages
LTC2609/LTC2619/LTC2629	Quad 16-/14-/12-Bit V _{OUT} DACs with I ² C Interface	250µA per DAC, 2.7V to 5.5V Supply Range, Rail-to-Rail Output with Separate V _{REF} Pins for Each DAC
LTC2604/LTC2614/LTC2624	Quad 16-/14-/12-Bit, SPI V _{OUT} DACs with External Reference	250µA per DAC, 2.5V to 5.5V Supply Range, Rail-to-Rail Output, 16-Lead SSOP Package
LTC2634	Quad 12-/10-/8-Bit SPI V _{OUT} DACs with 10ppm/°C Reference	125µA per DAC, 2.7V to 5.5V Supply Range, 10ppm/°C Reference, External REF Mode, Rail-to-Rail Output, 16-Pin 3mm × 3mm QFN and 10-Lead MSOP Packages
LTC2656/LTC2657	Octal 16-/12 Bit, SPI/I ² C V _{OUT} DACs with 10ppm/°C Maximum Reference	±4LSB INL Maximum at 16 Bits and ±2mV Offset Error, Rail-to-Rail Output, 20-Lead 4mm × 5mm QFN and 16-Lead TSSOP Packages
LTC2636/LTC2637	Octal 12-/10-/8-Bit, SPI/I ² C V _{OUT} DACs with 10ppm/°C Reference	125µA per DAC, 2.7V to 5.5V Supply Range, 10ppm/°C Reference, External REF Mode, Rail-to-Rail Output, 14-Lead 4mm × 3mm DFN and 16-Lead MSOP Packages
LTC2630/LTC2631	Single 12-/10-/8-Bit, SPI/ I ² C V _{OUT} DACs with 10ppm/°C Reference	180µA per DAC, 2.7V to 5.5V Supply Range, 10ppm/°C Reference, Rail-to-Rail Output, SC70 (LTC2630)/ThinSOT™ (LTC2631) Packages
LTC2640	Single 12-/10-/8-Bit, SPI V _{OUT} DACs with 10ppm/°C Reference	180µA per DAC, 2.7V to 5.5V Supply Range, 10ppm/°C Reference, External REF Mode, Rail-to-Rail Output, ThinSOT Package
LTC1664	Quad 10-Bit, Serial V _{OUT} DAC	V _{CC} = 2.7V to 5.5V, Micropower, Rail-to-Rail Output, 16-Pin Narrow SSOP

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

-  [View LTC2635HUD-HMI8#PBF on WIN SOURCE](#)
-  [Analog Devices Inc. Information](#)

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management