



# THE DATASHEET OF DAC7551IDRNR



## 12-Bit, Ultra-Low Glitch, Voltage Output DIGITAL-TO-ANALOG CONVERTER

### FEATURES

- **Relative Accuracy (INL):  $\pm 0.35\text{LSB}$**
- **Ultra-Low Glitch Energy:  $0.1\text{nV-s}$**
- **Low Power Operation:  $100\mu\text{A}$  at 2.7V**
- **Power-On Reset to Zero Scale**
- **Power Supply: 2.7V to 5.5V Single Supply**
- **Power-Down:  $0.05\mu\text{A}$  at 2.7V**
- **12-Bit Linearity and Monotonicity**
- **Rail-to-Rail Voltage Output**
- **Settling Time:  $5\mu\text{s}$  (Max)**
- **SPI-Compatible Serial Interface with Schmitt-Trigger Input: Up to 50MHz**
- **Daisy-Chain Capability**
- **Asynchronous Hardware Clear to Zero Scale**
- **Specified Temperature Range:  
 $-40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$**
- **Small, 2 x 3 mm, 12-Lead SON Package**

### APPLICATIONS

- **Portable, Battery-Powered Instruments**
- **Digital Gain and Offset Adjustment**
- **Programmable Voltage and Current Sources**
- **Programmable Attenuators**
- **Industrial Process Control**

### DESCRIPTION


The DAC7551 is a single-channel, voltage-output digital-to-analog converter (DAC) with exceptional linearity and monotonicity, and a proprietary architecture that minimizes glitch energy. The low-power DAC7551 operates from a single 2.7V to 5.5V supply. The DAC7551 output amplifiers can drive a  $2\text{k}\Omega$ ,  $200\text{pF}$  load rail-to-rail with  $5\mu\text{s}$  settling time; the output range is set using an external voltage reference.

The 3-wire serial interface operates at clock rates up to 50MHz and is compatible with SPI™, QSPI™, Microwire™, and DSP interface standards. The parts incorporate a power-on-reset circuit to ensure that the DAC output powers up to 0V and remains there until a valid write cycle to the device takes place. The part contains a power-down feature that reduces the current consumption of the device to under  $2\mu\text{A}$ .

Small size and low-power operation make the DAC7551 ideally suited for battery-operated, portable applications. The power consumption is typically  $0.5\text{mW}$  at 5V,  $0.23\text{mW}$  at 3V, and reduces to  $1\mu\text{W}$  in power-down mode.

The DAC7551 is available in a 12-lead SON package and is specified over  $-40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ .

### FUNCTIONAL BLOCK DIAGRAM



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI, QSPI are trademarks of Motorola, Inc.

Microwire is a trademark of National Semiconductor Corp..

All other trademarks are the property of their respective owners.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

**ORDERING INFORMATION<sup>(1)</sup>**

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING
DAC7551	SON-12	DRN	-40°C to +105°C	D51

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at [www.ti.com](http://www.ti.com).

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Over operating free-air temperature range (unless otherwise noted).

	UNIT	
V <sub>DD</sub> , IOV <sub>DD</sub> to GND	-0.3V to 6V	
Digital input voltage to GND	-0.3V to V <sub>DD</sub> + 0.3V	
V <sub>OUT</sub> to GND	-0.3V to V <sub>DD</sub> + 0.3V	
Operating temperature range	-40°C to +105°C	
Storage temperature range	-65°C to +150°C	
Junction temperature (T <sub>J</sub> Max)	+150°C	
Power dissipation (DRN)	(T <sub>J</sub> max - T <sub>A</sub> )/θ <sub>JA</sub>	
Thermal impedance, θ <sub>JA</sub>	79°C/W	
Thermal impedance, θ <sub>JC</sub>	48.57°C/W	
ESD rating	Human body model (HBM)	4000V
	Charged device model (CDM)	1500V

(1) Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

**ELECTRICAL CHARACTERISTICS**

all specifications at  $-40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ,  $V_{\text{DD}} = 2.7\text{V}$  to  $5.5\text{V}$ ,  $V_{\text{REFH}} = V_{\text{DD}}$ ,  $V_{\text{REFL}} = \text{GND}$ ,  $R_{\text{L}} = 2\text{k}\Omega$  to  $\text{GND}$ , and  $C_{\text{L}} = 200\text{pF}$  to  $\text{GND}$  (unless otherwise noted).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
<b>STATIC PERFORMANCE<sup>(1)</sup></b>					
Resolution		12			Bits
Relative accuracy			$\pm 0.35$	$\pm 1$	LSB
Differential nonlinearity	Specified monotonic by design		$\pm 0.08$	$\pm 0.5$	LSB
Offset error				$\pm 12$	mV
Zero-scale error	All zeroes loaded to DAC register			$\pm 12$	mV
Gain error				$\pm 0.15$	%FSR
Full-scale error				$\pm 0.5$	%FSR
Zero-scale error drift			7		$\mu\text{V}/^{\circ}\text{C}$
Gain temperature coefficient			3		ppm of FSR/ $^{\circ}\text{C}$
PSRR	$V_{\text{DD}} = 5\text{V}$		0.75		mV/V
<b>OUTPUT CHARACTERISTICS<sup>(2)</sup></b>					
Output voltage range		$2 \times V_{\text{REFL}}$		$V_{\text{REFH}}$	V
Output voltage settling time	$R_{\text{L}} = 2\text{k}\Omega$ , $0\text{pF} < C_{\text{L}} < 200\text{pF}$			5	$\mu\text{s}$
Slew rate			1.8		$\text{V}/\mu\text{s}$
Capacitive load stability	$R_{\text{L}} = \infty$		470		pF
	$R_{\text{L}} = 2\text{k}\Omega$		1000		
Digital-to-analog glitch impulse	1 LSB change around major carry		0.1		nV-s
Digital feedthrough			0.1		nV-s
Output noise density	10kHz offset frequency		120		$\text{nV}/\sqrt{\text{Hz}}$
Total harmonic distortion	$f_{\text{OUT}} = 1\text{kHz}$ , $f_{\text{S}} = 1\text{MSPS}$ , $\text{BW} = 20\text{kHz}$		-85		dB
DC output impedance			1		$\Omega$
Short-circuit current	$V_{\text{DD}} = 5\text{V}$		50		mA
	$V_{\text{DD}} = 3\text{V}$		20		
Power-up time	Coming out of power-down mode, $V_{\text{DD}} = 5\text{V}$		15		$\mu\text{s}$
	Coming out of power-down mode, $V_{\text{DD}} = 3\text{V}$		15		
<b>REFERENCE INPUT</b>					
$V_{\text{REFH}}$ Input range		0		$V_{\text{DD}}$	V
$V_{\text{REFL}}$ Input range	$V_{\text{REFL}} < V_{\text{REFH}}$	0	GND	$V_{\text{DD}}$	V
Reference input impedance			100		$\text{k}\Omega$
Reference current	$V_{\text{REF}} = V_{\text{DD}} = 5\text{V}$		50	100	$\mu\text{A}$
	$V_{\text{REF}} = V_{\text{DD}} = 3\text{V}$		30	60	
<b>LOGIC INPUTS<sup>(2)</sup></b>					
Input current				$\pm 1$	$\mu\text{A}$
$V_{\text{IN,L}}$ , Input low voltage	$\text{IOV}_{\text{DD}} \geq 2.7\text{V}$			$0.3 \text{ IOV}_{\text{DD}}$	V
$V_{\text{IN,H}}$ , Input high voltage	$\text{IOV}_{\text{DD}} \geq 2.7\text{V}$	$0.7 \text{ IOV}_{\text{DD}}$			V
Pin capacitance				3	pF

(1) Linearity tested using a reduced code range of 30 to 4065; output unloaded.

(2) Specified by design and characterization; not production tested. For  $1.8\text{V} < \text{IOV}_{\text{DD}} < 2.7\text{V}$ , it is recommended that  $V_{\text{IH}} \geq 0.8 \text{ IOV}_{\text{DD}}$ , and  $V_{\text{IL}} \leq 0.2 \text{ IOV}_{\text{DD}}$ .

**ELECTRICAL CHARACTERISTICS (continued)**


all specifications at  $-40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ,  $V_{\text{DD}} = 2.7\text{V}$  to  $5.5\text{V}$ ,  $V_{\text{REFH}} = V_{\text{DD}}$ ,  $V_{\text{REFL}} = \text{GND}$ ,  $R_{\text{L}} = 2\text{k}\Omega$  to  $\text{GND}$ , and  $C_{\text{L}} = 200\text{pF}$  to  $\text{GND}$  (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNITS
<b>POWER REQUIREMENTS</b>						
$V_{\text{DD}}$			2.7		5.5	V
$\text{IOV}_{\text{DD}}^{(3)}$			1.8		$V_{\text{DD}}$	V
$I_{\text{DD}}^{(4)}$	Normal operation (DAC active and excluding load current)	$V_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$ , $V_{\text{IH}} = \text{IOV}_{\text{DD}}$ , $V_{\text{IL}} = \text{GND}$		150	200	$\mu\text{A}$
		$V_{\text{DD}} = 2.7\text{V}$ to $3.6\text{V}$ , $V_{\text{IH}} = \text{IOV}_{\text{DD}}$ , $V_{\text{IL}} = \text{GND}$		100	150	
	All power-down modes	$V_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$ , $V_{\text{IH}} = \text{IOV}_{\text{DD}}$ , $V_{\text{IL}} = \text{GND}$		0.2	2	$\mu\text{A}$
		$V_{\text{DD}} = 2.7\text{V}$ to $3.6\text{V}$ , $V_{\text{IH}} = \text{IOV}_{\text{DD}}$ , $V_{\text{IL}} = \text{GND}$		0.05	2	
<b>POWER EFFICIENCY</b>						
$I_{\text{OUT}}/I_{\text{DD}}$		$I_{\text{LOAD}} = 2\text{mA}$ , $V_{\text{DD}} = 5\text{V}$		93		%
<b>TEMPERATURE RANGE</b>						
Specified performance			-40		+105	$^{\circ}\text{C}$

(3)  $\text{IOV}_{\text{DD}}$  operates down to 1.8V with slightly degraded timing, as long as  $V_{\text{IH}} \geq 0.8 \text{IOV}_{\text{DD}}$  and  $V_{\text{IL}} \leq 0.2 \text{IOV}_{\text{DD}}$ .

(4)  $I_{\text{DD}}$  tested with digital input code = 0032.

**PIN CONFIGURATION**



**Pin Descriptions**

PIN		DESCRIPTION
NO.	NAME	
1	$V_{DD}$	Analog voltage supply input
2	$V_{REFH}$	Positive reference voltage input
3	$V_{REFL}$	Negative reference voltage input
4	$V_{FB}$	DAC amplifier sense input.
5	$V_{OUT}$	Analog output voltage from DAC
6	GND <sup>(1)</sup>	Ground.
7	$\overline{CLR}$	Asynchronous input to clear the DAC registers. When $\overline{CLR}$ is low, the DAC register is set to 000h and the output voltage to 0V.
8	$\overline{SYNC}$	Frame synchronization input. The falling edge of the $\overline{SYNC}$ pulse indicates the start of a serial data frame shifted out to the DAC7551.
9	SCLK	Serial clock input
10	SDIN	Serial data input
11	SDO	Serial data output
12	$IOV_{DD}$	I/O voltage supply input

(1) Thermal pad should be connected to GND.

### SERIAL WRITE OPERATION




Figure 1. Serial Write Operation Timing Diagram

### TIMING CHARACTERISTICS<sup>(1)(2)</sup>

All specifications at  $-40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ,  $V_{\text{DD}} = 2.7\text{V}$  to  $5.5\text{V}$ , and  $R_{\text{L}} = 2\text{k}\Omega$  to GND (unless otherwise noted).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
$t_1^{(3)}$ SCLK cycle time	$V_{\text{DD}} = 2.7\text{V}$ to $3.6\text{V}$	20			ns
	$V_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	20			
$t_2$ SCLK HIGH time	$V_{\text{DD}} = 2.7\text{V}$ to $3.6\text{V}$	6.5			ns
	$V_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	6.5			
$t_3$ SCLK LOW time	$V_{\text{DD}} = 2.7\text{V}$ to $3.6\text{V}$	6.5			ns
	$V_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	6.5			
$t_4$ $\overline{\text{SYNC}}$ falling edge to SCLK falling edge setup time	$V_{\text{DD}} = 2.7\text{V}$ to $3.6\text{V}$	4			ns
	$V_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	4			
$t_5$ Data setup time	$V_{\text{DD}} = 2.7\text{V}$ to $3.6\text{V}$	3			ns
	$V_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	3			
$t_6$ Data hold time	$V_{\text{DD}} = 2.7\text{V}$ to $3.6\text{V}$	3			ns
	$V_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	3			
$t_7$ SCLK falling edge to $\overline{\text{SYNC}}$ rising edge	$V_{\text{DD}} = 2.7\text{V}$ to $3.6\text{V}$	0	$t_1 - 10\text{ns}^{(4)}$		ns
	$V_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	0	$t_1 - 10\text{ns}^{(4)}$		
$t_8$ Minimum $\overline{\text{SYNC}}$ HIGH time	$V_{\text{DD}} = 2.7\text{V}$ to $3.6\text{V}$	20			ns
	$V_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	20			
$t_9$ SCLK falling edge to SDO valid	$V_{\text{DD}} = 2.7\text{V}$ to $3.6\text{V}$	10			ns
	$V_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	10			
$t_{10}$ $\overline{\text{CLR}}$ pulse width low	$V_{\text{DD}} = 2.7\text{V}$ to $3.6\text{V}$	10			ns
	$V_{\text{DD}} = 3.6\text{V}$ to $5.5\text{V}$	10			

(1) All input signals are specified with  $t_{\text{R}} = t_{\text{F}} = 1\text{ns}$  (10% to 90% of  $V_{\text{DD}}$ ) and timed from a voltage level of  $(V_{\text{IL}} + V_{\text{IH}})/2$ .

(2) See Figure 1, Serial Write Operation timing diagram.

(3) Maximum SCLK frequency is 50MHz at  $V_{\text{DD}} = 2.7\text{V}$  to  $5.5\text{V}$ .

(4) SCLK falling edge to  $\overline{\text{SYNC}}$  rising edge time should not exceed  $(t_1 - 10\text{ns})$  in order to latch the correct data.

**TYPICAL CHARACTERISTICS**

At  $T_A = +25^\circ\text{C}$ , unless otherwise noted.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.

**TYPICAL CHARACTERISTICS (continued)**

At  $T_A = +25^\circ\text{C}$ , unless otherwise noted.




Figure 8.




Figure 9.




Figure 10.




Figure 11.




Figure 12.






Figure 13.

**TYPICAL CHARACTERISTICS (continued)**


At  $T_A = +25^\circ\text{C}$ , unless otherwise noted.




**Figure 14.**




**Figure 15.**




**Figure 16.**



**Figure 17.**



**Figure 18.**



**Figure 19.**

**TYPICAL CHARACTERISTICS (continued)**

At  $T_A = +25^\circ\text{C}$ , unless otherwise noted.




Figure 20.




Figure 21.




Figure 22.




Figure 23.




Figure 24.





Figure 25.

## THEORY OF OPERATION

### DIGITAL-TO-ANALOG CONVERTER

The architecture of the DAC7551 consists of a string DAC followed by an output buffer amplifier. Figure 26 shows a generalized block diagram of the DAC architecture.



**Figure 26. Typical DAC Architecture**


The input coding to the DAC7551 is unsigned binary, which gives the ideal output voltage as:

$$V_{OUT} = 2 \times V_{REFL} + (V_{REFH} - V_{REFL}) \times D/4096$$

Where D = decimal equivalent of the binary code that is loaded to the DAC register, which ranges from 0 to 4095.

### RESISTOR STRING

The resistor string section is shown in Figure 27. It is simply a string of resistors, each of value R. The digital code loaded to the DAC register determines at which node on the string the voltage is tapped off to be fed into the output amplifier. The voltage is tapped off by closing one of the switches connecting the string to the amplifier. It is specified monotonic because it is a string of resistors.



**Figure 27. Typical Resistor String**

## OUTPUT BUFFER AMPLIFIERS

The output buffer amplifier is capable of generating rail-to-rail voltages on its output, giving an output range of 0V to  $V_{DD}$ . It is capable of driving a load of  $2k\Omega$  in parallel with up to  $1000pF$  to GND. The source and sink capabilities of the output amplifier can be seen in the typical curves. The slew rate is  $1.8V/\mu s$  with a half-scale settling time of  $3\mu s$  with the output unloaded.

### DAC External Reference Input

The DAC7551 contains  $V_{REFH}$  and  $V_{REFL}$  reference inputs, which are unbuffered. The  $V_{REFH}$  reference voltage can be as low as 0.25V, and as high as  $V_{DD}$  because there is no restriction of headroom and footroom from any reference amplifier.

It is recommended to use a buffered reference in the external circuit (for example, the [REF3140](#)). The input impedance is typically  $100k\Omega$ .

### Amplifier Sense Input

The DAC7551 contains an amplifier feedback input pin,  $V_{FB}$ . For voltage output operation,  $V_{FB}$  must be externally connected to  $V_{OUT}$ . For better DC accuracy, this connection should be made at load points. The  $V_{FB}$  pin is also useful for a variety of applications, including digitally-controlled current sources. The feedback input pin is internally connected to the DAC amplifier negative input terminal through a  $100k\Omega$  resistor. The amplifier negative input terminal internally connects to ground through another  $100k\Omega$  resistor ([Figure 26](#)). These connections form a gain-of-two, noninverting, amplifier configuration. Overall gain remains one because the resistor string has a divide-by-two configuration. The resistance seen at the  $V_{FB}$  pin is approximately  $200k\Omega$  to ground.

### Power-On Reset

On power up, all registers are cleared and the DAC channel is updated with zero-scale voltage. The DAC output remains in this state until valid data are written. This setup is particularly useful in applications where it is important to know the state of the DAC output while the device is powering up. In

order to not turn on ESD protection devices,  $V_{DD}$  and  $IOV_{DD}$  should be applied before any other pin (such as  $V_{REFH}$ ) is brought high. The power-up sequence of  $V_{DD}$  and  $IOV_{DD}$  is irrelevant. Therefore,  $IOV_{DD}$  can be brought up before  $V_{DD}$ , or vice-versa.

### Power Down

The DAC7551 has a flexible power-down capability. During a power-down condition, the user has flexibility to select the output impedance of the DAC. During power-down operation, the DAC can have either  $1k\Omega$ ,  $100k\Omega$ , or Hi-Z output impedance to ground.

### Asynchronous Clear

The DAC7551 output is asynchronously set to zero-scale voltage immediately after the  $\overline{CLR}$  pin is brought low. The  $\overline{CLR}$  signal resets all internal registers and therefore behaves like the Power-On Reset. The DAC7551 updates at the first rising edge of the  $\overline{SYNC}$  signal that occurs after the  $\overline{CLR}$  pin is brought back to high.

### IOVDD and Level Shifters

The DAC7551 can be used with different logic families that require a wide range of supply voltages. To enable this useful feature, the  $IOV_{DD}$  pin must be connected to the logic supply voltage of the system. All DAC7551 digital input and output pins are equipped with level-shifter circuits. Level shifters at the input pins ensure that external logic-high voltages are translated to the internal logic-high voltage, with no additional power dissipation. Similarly, the level shifter for the SDO pin translates the internal logic-high voltage ( $V_{DD}$ ) to the external logic-high level ( $IOV_{DD}$ ). For single-supply operation, the  $IOV_{DD}$  pin can be tied to the  $V_{DD}$  pin.

## SERIAL INTERFACE

The DAC7551 is controlled over a versatile 3-wire serial interface, which operates at clock rates up to 50MHz and is compatible with SPI, QSPI, Microwire, and DSP interface standards.

### 16-Bit Word and Input Shift Register

The input shift register is 16 bits wide. DAC data are loaded into the device as a 16-bit word under the control of a serial clock input, SCLK, as shown in Figure 1, the Serial Write Operation timing diagram. The 16-bit word, illustrated in Table 1, consists of four control bits followed by 12 bits of DAC data. The data format is straight binary with all zeroes corresponding to 0V output and all ones corresponding to full-scale output ( $V_{REF} - 1\text{LSB}$ ). Data are loaded MSB first (bit 15) where the first two bits (DB15 and DB14) are *don't care* bits. Bit 13 and bit 12 (DB13 and DB12) determine either normal mode operation or power-down mode (see Table 1).

The  $\overline{\text{SYNC}}$  input is a level-triggered input that acts as a frame synchronization signal and chip enable. Data can only be transferred into the device while  $\overline{\text{SYNC}}$  is low. To start the serial data transfer,  $\overline{\text{SYNC}}$  should be taken low, observing the minimum  $\overline{\text{SYNC}}$  to SCLK falling edge setup time,  $t_4$ . After  $\overline{\text{SYNC}}$  goes low, serial data is shifted into the device input shift register on the falling edges of SCLK for 16 clock pulses.

The SPI interface is enabled after  $\overline{\text{SYNC}}$  becomes low and the data are continuously shifted into the shift register at each falling edge of SCLK. When  $\overline{\text{SYNC}}$  is brought high, the last 16 bits stored in the shift register are latched into the DAC register, and the DAC updates.

### Daisy-Chain Operation

Daisy-chain operation is used for updating serially-connected devices on the rising edge of  $\overline{\text{SYNC}}$ .

As long as  $\overline{\text{SYNC}}$  is high, the SDO pin is in a high-impedance state. When  $\overline{\text{SYNC}}$  is brought low the output of the internal shift register is tied to the SDO pin. As long as  $\overline{\text{SYNC}}$  is low, SDO duplicates the SDIN signal with a 16-cycle delay. To support multiple devices in a daisy chain, SCLK and  $\overline{\text{SYNC}}$  signals are shared across all devices, and SDO of one DAC7551 should be tied to the SDIN of the next DAC7551. For  $n$  devices in such a daisy chain,  $16n$  SCLK cycles are required to shift the entire input data stream. After  $16n$  SCLK falling edges are received, following a falling  $\overline{\text{SYNC}}$ , the data stream becomes complete and  $\overline{\text{SYNC}}$  can be brought high to update  $n$  devices simultaneously. SDO operation is specified at a maximum SCLK speed of 10MHz.

In daisy-chain mode, the use of a weak pull-down resistor on the SDO output pin, which provides the SDIN data for the next device in the chain, is recommended. For standalone operation, the maximum clock speed is 50MHz. For daisy-chain operation, the maximum clock speed is 10MHz.

## INTEGRAL AND DIFFERENTIAL LINEARITY

The DAC7551 uses precision thin-film resistors providing exceptional linearity and monotonicity. Integral linearity error is typically within  $\pm 0.35\text{LSBs}$ , and differential linearity error is typically within  $\pm 0.08\text{LSBs}$ .

## GLITCH ENERGY

The DAC7551 uses a proprietary architecture that minimizes glitch energy. The code-to-code glitches are so low that they are usually buried within the wide-band noise and cannot be easily detected. The DAC7551 glitch is typically well under  $0.1\text{nV}\cdot\text{s}$ . Such low glitch energy provides more than a ten-time improvement over industry alternatives.

**Table 1. Serial Interface Programming**

CONTROL				DATA BITS	FUNCTION
DB15	DB14	DB13 (PD1)	DB12 (PD0)	DB11–DB0	
X	X	0	0	data	Normal mode
X	X	0	1	X	Powerdown $1\text{k}\Omega$
X	X	1	0	X	Powerdown $100\text{k}\Omega$
X	X	1	1	X	Powerdown Hi-Z

## APPLICATION INFORMATION

### WAVEFORM GENERATION

As a result of the exceptional linearity and low glitch of the DAC7551, the device is well-suited for waveform generation (from DC to 10kHz). The DAC7551 large-signal settling time is 5 $\mu$ s, supporting an update rate of 200kSPS. However, the update rates can exceed 1MSPS if the waveform to be generated consists of small voltage steps between consecutive DAC updates. To obtain a high dynamic range, REF3140 (4.096V) or REF02 (5.0V) are recommended for reference voltage generation.

### GENERATING $\pm 5V$ , $\pm 10V$ , AND $\pm 12V$ OUTPUTS FOR PRECISION INDUSTRIAL CONTROL

Industrial control applications can require multiple feedback loops consisting of sensors, ADCs, MCUs, DACs, and actuators. Loop accuracy and loop speed are the two important parameters of such control loops.

#### Loop Accuracy

DAC offset, gain, and the integral linearity errors are not factors in determining the accuracy of the loop. As long as a voltage exists in the transfer curve of a monotonic DAC, the loop can find it and settle to it. On the other hand, DAC resolution and differential linearity do determine the loop accuracy, because each DAC step determines the minimum incremental change the loop can generate. A DNL error less than  $-1$ LSB (non-monotonicity) can create loop instability. A DNL error greater than  $+1$ LSB implies unnecessarily large voltage steps and missed voltage targets. With high DNL errors, the loop loses its stability, resolution, and accuracy. Offering 12-bit ensured monotonicity and  $\pm 0.08$ LSB typical DNL error, DAC755x devices are great choices for precision control loops.


#### Loop Speed

Many factors determine the control loop speed, such as ADC conversion time, MCU speed, and DAC settling time. Typically, the ADC conversion time, and the MCU computation time are the two major factors that dominate the time constant of the loop. DAC settling time is rarely a dominant factor because ADC conversion times usually exceed DAC conversion times. DAC offset, gain, and linearity errors can slow the loop down only during the start-up. Once the loop reaches its steady-state operation, these errors do not affect loop speed any further. Depending on the ringing characteristics of the loop transfer function, DAC glitches can also

slow the loop down. With its 1MSPS (small-signal) maximum data update rate, DAC7551 can support high-speed control loops. Ultralow glitch energy of the DAC7551 significantly improves loop stability and loop settling time.

### GENERATING INDUSTRIAL VOLTAGE RANGES

For control loop applications, DAC gain and offset errors are not important parameters. This consideration could be exploited to lower trim and calibration costs in a high-voltage control circuit design. Using a quad operational amplifier (OPA4130), and a voltage reference (REF3140), the DAC7551 can generate the wide voltage swings required by the control loop.



**Figure 28. Low-cost, Wide-swing Voltage Generator for Control Loop Applications**

The output voltage of the configuration is given by:

$$V_{OUT} = V_{REF} \left( \frac{R2}{R1} + 1 \right) \frac{SDIN}{4096} - V_{tail} \left( \frac{R2}{R1} \right) \quad (1)$$

Fixed R1 and R2 resistors can be used to coarsely set the gain required in the first term of the equation. Once R2 and R1 set the gain to include some minimal over-range, a single DAC7551 could be used to set the required offset voltages. Residual errors are not an issue for loop accuracy because offset and gain errors could be tolerated. One DAC7551 can provide the  $V_{tail}$  voltages, while four additional DAC7551 devices can provide  $V_{dac}$  voltages to generate four high-voltage outputs. A single SPI interface is sufficient to control all five DAC7551 devices in a daisy-chain configuration.

*For  $\pm 5V$  operation:*

$$R1 = 10k\Omega, R2 = 15k\Omega, V_{tail} = 3.33V, V_{REF} = 4.096V$$

*For  $\pm 10V$  operation:*

$$R1 = 10k\Omega, R2 = 39k\Omega, V_{tail} = 2.56V, V_{REF} = 4.096V$$

*For  $\pm 12V$  operation:*

$$R1 = 10k\Omega, R2 = 49k\Omega, V_{tail} = 2.45V, V_{REF} = 4.096V$$

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DAC7551IDRNR	ACTIVE	USON	DRN	12	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 105	D51	<a href="#">Samples</a>
DAC7551IDRNRG4	ACTIVE	USON	DRN	12	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 105	D51	<a href="#">Samples</a>
DAC7551IDRNT	ACTIVE	USON	DRN	12	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 105	D51	<a href="#">Samples</a>
DAC7551IDRNTG4	ACTIVE	USON	DRN	12	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 105	D51	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF DAC7551 :**

- Automotive: [DAC7551-Q1](#)

**NOTE: Qualified Version Definitions:**

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC7551IDRNR	USON	DRN	12	3000	330.0	12.4	2.3	3.3	0.85	4.0	12.0	Q1
DAC7551IDRNT	USON	DRN	12	250	180.0	12.4	2.3	3.3	0.85	4.0	12.0	Q1


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC7551IDRNR	USON	DRN	12	3000	350.0	350.0	43.0
DAC7551IDRNT	USON	DRN	12	250	210.0	185.0	35.0

DRN (R-PDSO-N12)

PLASTIC SMALL OUTLINE



4205915/B 05/05

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. SON (Small Outline No-Lead) package configuration.
  - △ The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
  - E. Package complies to JEDEC MO-229.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2019, Texas Instruments Incorporated

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View DAC7551IDRNR on WIN SOURCE](#)

 [Texas Instruments](#) Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management