



**THE DATASHEET OF  
SN75118NSRG4**



# SN55116, SN75116, SN75117, SN75118, SN75119 DIFFERENTIAL LINE TRANSCEIVERS

SLLS073D – MAY 1976 – REVISED MAY 1998

## features common to all types

- Single 5-V Supply
- 3-State Driver Output Circuitry
- TTL-Compatible Driver Inputs
- TTL-Compatible Receiver Output
- Differential Line Operation
- Receiver Output Strobe (SN55116, SN75116, SN75117) or Enable (SN75118, SN75119)
- Designed for Party-Line (Data-Bus) Applications

## additional features of the SN55116/SN75116

- Choice of Ceramic or Plastic Packages
- Independent Driver and Receiver
- Choice of Open-Collector or Totem-Pole Outputs on Both Driver and Receiver
- Dual Data Inputs on Driver
- Optional Line-Termination Resistor in Receiver
- $\pm 15$ -V Receiver Common-Mode Capability
- Receiver Frequency-Response Control

## additional features of the SN75117

- Driver Output Internally Connected to Receiver Input

**The SN75118 is an SN75116 With 3-State Receiver Output Circuitry**  
**The SN75119 is an SN75117 With 3-State Receiver Output Circuitry**

## description

These integrated circuits are designed for use in interfacing between TTL-type digital systems and differential data-transmission lines. They are especially useful for party-line (data-bus) applications. Each of these circuit types combine in one package a 3-state differential line driver and a differential-input line receiver, both of which operate from a single 5-V power supply. The driver inputs and the receiver outputs are TTL compatible. The driver employed is similar to the SN55113 and SN75113 3-state line drivers, and the receiver is similar to the SN55115 and SN75115 line receivers.

The SN55116, SN75116, and SN75118 offer all the features of the SN55113 and SN75113 drivers and the SN55115 and SN75115 receivers combined. The driver performs the dual input AND and NAND functions when enabled or presents a high impedance to the load when in the disabled state. The driver output stages are similar to TTL totem-pole outputs, but have the current-sinking portion separated from the current-sourcing portion and both are brought out to adjacent package terminals. This feature allows the user the option of using the driver in the open-collector output configuration, or, by connecting the adjacent source and sink terminals together, of using the driver in the normal totem-pole output configuration.

The receiver portion of the SN55116, SN75116, and SN75118 features a differential-input circuit having a common-mode voltage range of  $\pm 15$  V. An internal 130- $\Omega$  equivalent resistor also is provided, which optionally can be used to terminate the transmission line. A frequency-response control terminal allows the user to reduce the speed of the receiver or to improve differential noise immunity. The receivers of the SN55116 and SN75116 have an output strobe and a split totem-pole output. The receiver of the SN75118 has an output-enable for the 3-state split totem-pole output. The receiver section of either circuit is independent of the driver section except for the  $V_{CC}$  and ground terminals.

The SN75117 and SN75119 provide the basic driver and receiver functions of the SN55116, SN75116, and SN75118, but use a package that is only half as large. The SN75117 and SN75119 are intended primarily for party-line or bus-organized systems because the driver outputs are internally connected to the receiver inputs. The driver has a single data input and a single enable input. The SN75117 receiver has an output strobe, while the SN75119 receiver has a 3-state output enable. However, these devices do not provide output connection options, line-termination resistors, or receiver frequency-response controls.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

Copyright © 1998, Texas Instruments Incorporated


# SN55116, SN75116, SN75117, SN75118, SN75119 DIFFERENTIAL LINE TRANSCEIVERS

SLLS073D – MAY 1976 – REVISED MAY 1998


## description (continued)

The SN55116 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN75116, SN75117, SN75118, and SN75119 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .


SN55116 . . . J PACKAGE  
SN75116 . . . D OR N PACKAGE  
(TOP VIEW)



SN75118 . . . D OR N PACKAGE  
(TOP VIEW)




SN55116 . . . FK PACKAGE  
(TOP VIEW)




NC – No internal connection

SN75117 . . . D OR P PACKAGE  
(TOP VIEW)



SN75119 . . . D OR P PACKAGE  
(TOP VIEW)



## Function Tables

'116, SN75118  
DRIVER

INPUTS			OUTPUTS	
DE	DA	DB	DY	DZ
L	X	X	Z	Z
H	L	X	L	H
H	X	L	L	H
H	H	H	H	L

'116, SN75118  
RECEIVER

RS/RE	DIFF INPUT	OUTPUTS RY	
		'116	SN75118
L	X	H	Z
H	L	H	H
H	H	L	L

SN75117, SN75119  
DRIVER

INPUTS		OUTPUTS	
DI	DE	A	B
H	H	H	L
L	H	L	H
X	L	Z	Z

SN75117, SN75119  
RECEIVER





INPUTS			OUTPUT RY	
A	B	RS/RE	SN75117	SN75119
H	L	H	H	H
L	H	H	L	L
X	X	L	H	Z

H = high level ( $V_I \geq V_{IH}$  min or  $V_{ID}$  more positive than  $V_{TH}$  max), L = low level ( $V_I \leq V_{IL}$  max or  $V_{ID}$  more negative than  $V_{TL}$  max), X = irrelevant, Z = high impedance (off)






# SN55116, SN75116, SN75117, SN75118, SN75119 DIFFERENTIAL LINE TRANSCEIVERS

SLLS073D - MAY 1976 - REVISED MAY 1998

## logic symbol†



## logic diagram (positive logic)




† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

‡ Pin numbers shown for the SN55116 and SN75116 are for the D, J, and N packages, those shown for the SN75118 are for the D and N packages, and those shown for SN75117 and SN75119 are for the D and P packages.

# SN55116, SN75116, SN75117, SN75118, SN75119 DIFFERENTIAL LINE TRANSCEIVERS

SLLS073D – MAY 1976 – REVISED MAY 1998

## schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature (unless otherwise noted)‡

Supply voltage, $V_{CC}$ (see Notes 1 and 2)	7 V
Input voltage, $V_I$ : DA, DB, DE, DI, RE, and RS	5.5 V
RA, RB, $R_T$ for '116, SN75118 only	±25 V
A and B for SN75117, SN75119 only	0 to 6 V
Off-state voltage applied to open-collector outputs: '116, SN75118 only	12 V
Continuous total power dissipation (see Note 2)	See Dissipation Rating Table
Storage temperature range, $T_{stg}$	-65°C to 150°C
Case temperature for 60 seconds, $T_C$ : FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, N, or P package	260°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to the network ground terminal.  
2. In the FK and J packages, the SN55116 chip is alloy mounted. The SN75116, SN75117, SN75118, and SN75119 chips are glass mounted.



# SN55116, SN75116, SN75117, SN75118, SN75119 DIFFERENTIAL LINE TRANSCEIVERS

SLLS073D – MAY 1976 – REVISED MAY 1998

**DISSIPATION RATING TABLE**

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
D (8 pin)	725 mW	5.8 mW/ $^\circ\text{C}$	464 mW	—
D (16 pin)	950 mW	7.6 mW/ $^\circ\text{C}$	608 mW	—
FK	1375 mW	11.0 mW/ $^\circ\text{C}$	880 mW	275 mW
J	1375 mW	11.0 mW/ $^\circ\text{C}$	880 mW	275 mW
N	1150 mW	9.2 mW/ $^\circ\text{C}$	736 mW	—
P	1000 mW	8.0 mW/ $^\circ\text{C}$	640 mW	—

## recommended operating conditions

PARAMETER		SN55116			SN75116, SN75117, SN75118, SN75119			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
Supply voltage, $V_{CC}$		4.5	5	5.5	4.5	5	5.5	V	
High-level input voltage, $V_{IH}$	All inputs except differential inputs	2			2			V	
Low-level input voltage, $V_{IL}$		0.8			0.8			V	
High-level output current, $I_{OH}$	Drivers	-40			-40			mA	
	Receivers	-5			-5				
Low-level output current, $I_{OL}$	Drivers	40			40			mA	
	Receivers	15			15				
Receiver input voltage, $V_I$	'116, SN75118	$\pm 15$			$\pm 15$			V	
	SN75117, SN75119	0	6		0	6			
Common-mode receiver input voltage, $V_{ICR}$	'116, SN75118	$\pm 15$			$\pm 15$			V	
	SN75117, SN75119	0	6		0	6			
Operating free-air temperature, $T_A$		-55		125		0		70	$^\circ\text{C}$



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

driver section

PARAMETER		TEST CONDITIONS†		'116, SN75118			SN75117, SN75119			UNIT
				MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA		-0.9	-1.5		-0.9	-1.5	V	
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V, I <sub>IH</sub> = 2 V	T <sub>A</sub> = 25°C (SN55116), T <sub>A</sub> = 0°C to 70°C (SN75116, SN75117, SN75118, SN75119)	I <sub>OH</sub> = -10 mA	2.4	3.4		2.4	3.4	V
				I <sub>OH</sub> = -40 mA	2	3		2	3	
			T <sub>A</sub> = -55°C to 125°C (SN55116)	I <sub>OH</sub> = -10 mA	2			2		
				I <sub>OH</sub> = -40 mA	1.8			1.8		
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 40 mA				0.4		0.4	V	
V <sub>OK</sub>	Output clamp voltage	V <sub>CC</sub> = MAX, I <sub>O</sub> = -40 mA, DE at 0.8 V				-1.5		-1.5	V	
I <sub>O(off)</sub>	Off-state open-collector output current	V <sub>CC</sub> = MAX, V <sub>O</sub> = 12 V	T <sub>A</sub> = 25°C		1	10			µA	
			T <sub>A</sub> = MAX	SN55116			200			
I <sub>OZ</sub>	Off-state (high-impedance-state) output current	V <sub>CC</sub> = MAX, DE at 0.8 V, T <sub>A</sub> = MAX	V <sub>O</sub> = 0 to V <sub>CC</sub> , DE at 0.8 V, T <sub>A</sub> = 25°C			±10			µA	
			V <sub>O</sub> = 0	SN55116			-300			
			V <sub>O</sub> = 0.4 V to V <sub>CC</sub>	SN55116			±150			
			V <sub>O</sub> = 0 to V <sub>CC</sub>	SN75116, SN75118			±20			
I <sub>I</sub>	Input current at maximum input voltage	Driver or enable input	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V				1		1	mA
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V				40		40	µA
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V				-1.6		-1.6	mA
I <sub>OS</sub>	Short-circuit output current§	V <sub>CC</sub> = MAX, V <sub>O</sub> = 0, T <sub>A</sub> = 25°C		-40	-120		-40	-120	mA	
I <sub>CC</sub>	Supply current (driver and receiver combined)	V <sub>CC</sub> = MAX, T <sub>A</sub> = 25°C			42	60		42	60	mA

† All parameters with the exception of off-state open-collector output current are measured with the active pullup connected to the sink output. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.

§ Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

# SN55116, SN75116, SN75117, SN75118, SN75119 DIFFERENTIAL LINE TRANSCEIVERS

SLLS073D – MAY 1976 – REVISED MAY 1998

**switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $C_L = 30\text{ pF}$ ,  $T_A = 25^\circ\text{C}$**

**driver section**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation-delay time, low-to-high level output	See Figure 13		14	30	ns
$t_{PHL}$	Propagation-delay time, high-to-low level output			12	30	
$t_{PZH}$	Output-enable time to high level	$R_L = 180\ \Omega$ , See Figure 14		8	20	ns
$t_{PZL}$	Output-enable time to low level	$R_L = 250\ \Omega$ , See Figure 15		17	40	ns
$t_{PHZ}$	Output-disable time from high level	$R_L = 180\ \Omega$ , See Figure 14		16	30	ns
$t_{PLZ}$	Output-disable time from low level	$R_L = 250\ \Omega$ , See Figure 15		20	35	ns



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

receiver section

PARAMETER		TEST CONDITION <sup>†</sup>		'116, SN75118			SN75117, SN75119			UNIT
				MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
V <sub>IT+</sub>	Positive-going threshold voltage <sup>§</sup>	V <sub>O</sub> = 0.4 V, See Note 3	I <sub>OL</sub> = 15 mA,	V <sub>CC</sub> = MIN, V <sub>ICR</sub> = 0, See Note 4	0.5		0.5		V	
				V <sub>CC</sub> = 5 V, V <sub>ICR</sub> = MAX, See Note 5	1		1			
V <sub>IT-</sub>	Negative-going threshold voltage <sup>§</sup>	V <sub>O</sub> = 2.4 V, See Note 3	I <sub>OL</sub> = -5 mA,	V <sub>CC</sub> = MIN, V <sub>ICR</sub> = 0, See Note 4	-0.5 <sup>¶</sup>		-0.5 <sup>¶</sup>		V	
				V <sub>CC</sub> = 5 V, V <sub>ICR</sub> = MAX, See Note 5	-1 <sup>¶</sup>		-1 <sup>¶</sup>			
V <sub>I</sub>	Input voltage range <sup>#</sup>	V <sub>CC</sub> = 5 V,	V <sub>ID</sub> = -1 V or 1 V,	See Note 3		15 to -15	6 to 0	V		
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -5 mA, See Note 3	V <sub>CC</sub> = MIN, V <sub>ICR</sub> = 0,	V <sub>ID</sub> = -0.5 V, See Notes 4 and 6	2.4		2.4		V	
			V <sub>CC</sub> = 5 V, V <sub>ICR</sub> = MAX,	V <sub>ID</sub> = -1 V, See Note 5	2.4		2.4			
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 15 mA, See Note 3	V <sub>CC</sub> = MIN, V <sub>ICR</sub> = 0,	V <sub>ID</sub> = 0.5 V, See Notes 4 and 7	0.4		0.4		V	
			V <sub>CC</sub> = 5 V, V <sub>ICR</sub> = MAX,	V <sub>ID</sub> = 1 V, See Note 5	0.4		0.4			
I <sub>I(rec)</sub>	Receiver input current	V <sub>CC</sub> = MAX, See Note 3	V <sub>I</sub> = 0,	Other input at 0 V	-0.5	-0.9	-0.5	-1	mA	
			V <sub>I</sub> = 0.4 V,	Other input at 2.4 V	-0.4	-0.7	-0.4	-0.8		
			V <sub>I</sub> = 2.4 V,	Other input at 0.4 V	0.1	0.3	0.1	0.4		
I <sub>I</sub>	Input current at maximum input voltage	Strobe	V <sub>CC</sub> = MIN, V <sub>strobe</sub> = 4.5 V	V <sub>ID</sub> = -0.5 V,	'116, SN75117		5		5	μA
		Enable	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V	SN75118, SN75119		1		1	mA

<sup>†</sup> Unless otherwise noted, V<sub>strobe</sub> = 2.4 V. All parameters, with the exception of off-state open-collector output current, are measured with the active pullup connected to the sink output.

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C, and V<sub>IC</sub> = 0.

<sup>§</sup> Differential voltages are at the B input terminal with respect to the A input terminal. Neither receiver input of the SN75117 or SN75119 should be taken negative with respect to GND.

<sup>¶</sup> The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold voltages only.

<sup>#</sup> Input voltage range is the voltage range that, if exceeded at either input, will cause the receiver to cease functioning properly.

NOTES: 3. Measurement of these characteristics on the SN75117 and SN75119 requires the driver to be disabled with the driver enable at 0.8 V.

4. This applies with the less positive receiver input grounded.

5. For '116 and SN75118, this applies with the more positive receiver input at 15 V or the more negative receiver input at -15 V. For SN75117 and SN75119, this applies with the more positive receiver input at 6 V.

6. For SN55116, V<sub>ID</sub> = -1 V

7. For SN55116, V<sub>ID</sub> = 1 V

receiver section (continued)

PARAMETER			TEST CONDITIONS†			'116, SN75118			SN75117, SN75119			UNIT
						MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$I_{IH}$	High-level input current	Enable	$V_{CC} = \text{MAX}$ ,	$V_I = 2.4 \text{ V}$	SN75118, SN75119		40			40	$\mu\text{A}$	
$I_I$	Low-level input current	Strobe	$V_{CC} = \text{MAX}$ ,	$V_{ID} = 0.5 \text{ V}$ ,	'116, SN75117		-2.4			-2.4	mA	
		Enable	$V_{CC} = \text{MAX}$ ,	$V_I = 0.4 \text{ V}$	SN75118, SN75119		-1.6			-1.6		
$I_{(RTC)}$	Response-time-control current (RTC)		$V_{CC} = \text{MAX}$ ,	$V_{ID} = 0.5 \text{ V}$ ,	$T_A = 25^\circ\text{C}$		-1.2				mA	
$I_{O(\text{off})}$	Off-state open-collector output current		$V_{CC} = \text{MAX}$ ,	$V_O = 12 \text{ V}$ ,	$V_{ID} = -1 \text{ V}$		$T_A = 25^\circ\text{C}$	1	10		$\mu\text{A}$	
$I_{OZ}$	Off-state (high-impedance-state) output current		$V_{CC} = \text{MAX}$ ,	$V_O = 0 \text{ to } V_{CC}$ ,	RE at 0.4 V		$T_A = 25^\circ\text{C}$			$\pm 10$	$\mu\text{A}$	
										$\pm 20$		
										$\pm 20$		
$R_T$	Line-terminating resistance		$V_{CC} = 5 \text{ V}$		$T_A = 25^\circ\text{C}$		77	167			$\Omega$	
$I_{OS}$	Short-circuit output current§		$V_{CC} = \text{MAX}$ ,	$V_{ID} = -0.5 \text{ V}$ ,	$V_O = 0$ ,	$T_A = 25^\circ\text{C}$	-15	-80	-15	-80	mA	
$I_{CC}$	Short current (driver and receiver combined)		$V_{CC} = \text{MAX}$ ,	$V_{ID} = 0.5 \text{ V}$ ,	$T_A = 25^\circ\text{C}$		42	60	42	60	mA	

† Unless otherwise noted,  $V_{\text{strobe}} = 2.4 \text{ V}$ . All parameters, with the exception of off-state open-collector output current, are measured with the active pullup connected to the sink output. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ , and  $V_{IC} = 0$ .

§ Not more than one output should be shorted at a time.

NOTES: 4. This applies with the less positive receiver input grounded.

6. For SN55116,  $V_{ID} = -1 \text{ V}$

7. For SN55116,  $V_{ID} = 1 \text{ V}$

# SN55116, SN75116, SN75117, SN75118, SN75119 DIFFERENTIAL LINE TRANSCEIVERS

SLLS073D – MAY 1976 – REVISED MAY 1998

**switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $C_L = 30\text{ pF}$ ,  $T_A = 25^\circ\text{C}$**

**receiver section**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation-delay time, low-to-high-level output	$R_L = 400\ \Omega$ , See Figure 16		20	75	ns
$t_{PHL}$	Propagation-delay time, high-to-low-level output			17	75	ns
$t_{PZH}$	Output-enable time to high level	$R_L = 480\ \Omega$ , See Figure 14		9	20	ns
$t_{PZL}$	Output-enable time to low level	$R_L = 250\ \Omega$ , See Figure 15		16	35	ns
$t_{PHZ}$	Output-disable time from high level	$R_L = 480\ \Omega$ , See Figure 14		12	30	ns
$t_{PLZ}$	Output-disable time from low level	$R_L = 250\ \Omega$ , See Figure 15		17	35	ns



# SN55116, SN75116, SN75117, SN75118, SN75119 DIFFERENTIAL LINE TRANSCEIVERS

SLLS073D – MAY 1976 – REVISED MAY 1998

## TYPICAL CHARACTERISTICS†




Figure 1




Figure 2




Figure 3




Figure 4

† Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



TYPICAL CHARACTERISTICS†





Figure 5



NOTE A: For  $t_{PZH}$  and  $t_{PHZ}$ :  $R_L = 480 \Omega$ , see Figure 14. For  $t_{PZL}$  and  $t_{PLZ}$ :  $R_L = 250 \Omega$ , see Figure 15.

Figure 6




Figure 7




Figure 8

† Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.

# SN55116, SN75116, SN75117, SN75118, SN75119 DIFFERENTIAL LINE TRANSCEIVERS

SLLS073D – MAY 1976 – REVISED MAY 1998

## TYPICAL CHARACTERISTICS†





Figure 9



NOTE A: For  $t_{PZH}$  and  $t_{PHZ}$ :  $R_L = 480\ \Omega$ , see Figure 14. For  $t_{PZL}$  and  $t_{PLZ}$ :  $R_L = 250\ \Omega$ , see Figure 15.

Figure 10




Figure 11





Figure 12


† Operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied.




## PARAMETER MEASUREMENT INFORMATION




**Figure 13**



**Figure 14**



**Figure 15**



**Figure 16**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All diodes are 1N3064 or equivalent.  
 C. For '116 and SN75118,  $V_H = 3\text{ V}$ ,  $V_L = -3\text{ V}$ , the A input is at 0 V.  
 For SN75117 and SN75119,  $V_H = 3\text{ V}$ ,  $V_L = 0$ , the A input is at 1.5 V.  
 D. When testing the '116 and SN75118 receiver sections, the response-time control and the termination resistor pins are left open.

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-88511012A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-88511012A SNJ55116FK	<a href="#">Samples</a>
5962-8851101EA	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8851101EA SNJ55116J	<a href="#">Samples</a>
SN75116D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75116	<a href="#">Samples</a>
SN75116N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75116N	<a href="#">Samples</a>
SN75116NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75116	<a href="#">Samples</a>
SN75117P	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75117P	<a href="#">Samples</a>
SN75118N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75118N	<a href="#">Samples</a>
SN75119P	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75119P	<a href="#">Samples</a>
SNJ55116FK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-88511012A SNJ55116FK	<a href="#">Samples</a>
SNJ55116J	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8851101EA SNJ55116J	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN55116, SN75116 :**

● Catalog : [SN75116](#)

● Military : [SN55116](#)

NOTE: Qualified Version Definitions:

● Catalog - TI's standard catalog product

● Military - QML certified for Military and Defense Applications

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75116NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75116NSR	SO	NS	16	2000	356.0	356.0	35.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
5962-88511012A	FK	LCCC	20	55	506.98	12.06	2030	NA
SN75116D	D	SOIC	16	40	507	8	3940	4.32
SN75116N	N	PDIP	16	25	506	13.97	11230	4.32
SN75117P	P	PDIP	8	50	506	13.97	11230	4.32
SN75118N	N	PDIP	16	25	506	13.97	11230	4.32
SN75119P	P	PDIP	8	50	506	13.97	11230	4.32
SNJ55116FK	FK	LCCC	20	55	506.98	12.06	2030	NA



# PACKAGE OUTLINE

## NS0016A

### SOP - 2.00 mm max height

SOP



4220735/A 12/2021

#### NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.

# EXAMPLE BOARD LAYOUT

NS0016A

SOP - 2.00 mm max height

SOP



SOLDER MASK DETAILS

4220735/A 12/2021

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

NS0016A

SOP - 2.00 mm max height

SOP



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:7X

4220735/A 12/2021

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
  - E. Reference JEDEC MS-012 variation AC.

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

# MECHANICAL DATA

NS (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

## GENERIC PACKAGE VIEW

**FK 20**

**LCCC - 2.03 mm max height**

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4229370VA\

J (R-GDIP-T\*\*)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



DIM \ PINS **	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)




4040083/F 03/03

- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - This package is hermetically sealed with a ceramic lid using glass frit.
  - Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
  - Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MS-001 variation BA.

N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
  - The 20 pin end lead shoulder width is a vendor option, either half or full width.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View SN75118NSRG4 on WIN SOURCE](#)

 [Texas Instruments](#) Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management