



**THE DATASHEET OF  
SCC2681TC1A44,529**



# DATA SHEET

## **SCC2681T**

Dual asynchronous receiver/transmitter  
(DUART)

Product data

2004 Apr 06

## Dual asynchronous receiver/transmitter (DUART)

## SCC2681T

## DESCRIPTION

The Philips Semiconductors SCC2681 Dual Universal Asynchronous Receiver/Transmitter (DUART) is a single-chip MOS-LSI communications device that provides two independent full-duplex asynchronous receiver/transmitter channels in a single package. The SCC2681T features a faster bus cycle time than the standard SCC2681. The quick bus cycle eliminates or reduces the need for wait states with fast CPUs and permits high throughput in I/O intensive systems. Higher external clock rates may be used with the transmitter, receiver and counter timer which in turn provide greater versatility in baud rate generation. The SCC2681T interfaces directly with microprocessors and may be used in a polled or interrupt driven system. It is manufactured in CMOS technology.

The operating mode and data format of each channel can be programmed independently. Additionally, each receiver and transmitter can select its operating speed as one of eighteen fixed baud rates, a 16× clock derived from a programmable counter/timer, or an external 1× or 16× clock. The baud rate generator and counter/timer can operate directly from a crystal or from external clock inputs. The ability to independently program the operating speed of the receiver and transmitter make the DUART particularly attractive for dual-speed channel applications such as clustered terminal systems.

Each receiver is quadruple buffered to minimize the potential of receiver over-run or to reduce interrupt overhead in interrupt driven systems. In addition, a flow control capability is provided to disable a remote DUART transmitter when the receiver buffer is full.

Also provided on the SCC2681T are a multipurpose 7-bit input port and a multipurpose 8-bit output port. These can be used as general purpose I/O ports or can be assigned specific functions (such as clock inputs or status/interrupt outputs) under program control.

For a complete functional description and programming information for the SCC2681T, refer to the SCC2681 product specification.

## FEATURES

- Fast bus cycle times reduce or eliminate CPU wait states
- Dual full-duplex asynchronous receiver/transmitters
- Quadruple buffered receiver data registers
- Programmable data format
  - 5 to 8 data bits plus parity
  - Odd, even, no parity or force parity
  - 1, 1.5 or 2 stop bits programmable in 1/16-bit increments
- 16-bit programmable Counter/Timer

- Programmable baud rate for each receiver and transmitter selectable from:
  - 22 fixed rates: 50 to 115.2 k baud
  - Non-standard rates to 115.2
  - Non-standard user-defined rate derived from programmable counter/timer
  - External 1× or 16× clock
- Parity, framing, and overrun error detection
- False start bit detection
- Line break detection and generation
- Programmable channel mode
  - Normal (full-duplex)
  - Automatic echo
  - Local loopback
  - Remote loopback
- Multi-function programmable 16-bit counter/timer
- Multi-function 7-bit input port
  - Can serve as clock or control inputs
  - Change of state detection on four inputs
  - 100 kΩ typical pull-up resistors
- Multi-function 8-bit output port
  - Individual bit set/reset capability
  - Outputs can be programmed to be status/interrupt/DMA signals
  - Auto 485 turn-around
- Versatile interrupt system
  - Single interrupt output with eight maskable interrupting conditions
  - Output port can be configured to provide a total of up to six separate wire-ORable interrupt outputs
- Maximum data transfer rates:
  - 1× – 1 MB/sec transmitter and receiver
  - 16× – 500 kB/sec receiver and 250 kB/sec transmitter
- Automatic wake-up mode for multidrop applications
- Start-end break interrupt/status
- Detects break which originates in the middle of a character
- On-chip crystal oscillator
- Single +5 V power supply
- Commercial temperature range

## ORDERING INFORMATION


DESCRIPTION	V <sub>CC</sub> = +5 V ± 10%, T <sub>amb</sub> = 0 °C to +70 °C	DWG #
44-Pin Plastic Lead Chip Carrier (PLCC)	SCC2681TC1A44	SOT187-2

**NOTE:** For a full register description and programming information see the SCC2681.

# Dual asynchronous receiver/transmitter (DUART)

# SCC2681T

## BLOCK DIAGRAM



SD00099

Figure 1. Block Diagram

**NOTE:**  
Refer to SCC2681 for functional description.

# Dual asynchronous receiver/transmitter (DUART)

# SCC2681T

## PIN CONFIGURATION




Figure 2. Pin configuration

## PIN DESCRIPTION

MNEMONIC	PIN	TYPE	NAME AND FUNCTION
D0–D7	21, 25, 20, 26, 19, 27, 18, 28	I/O	<b>Data Bus:</b> Bidirectional three-state data bus used to transfer commands, data and status between the DUART and the CPU. D0 is the least significant bit.
CEN	39	I	<b>Chip Enable:</b> Active LOW input signal. When LOW, data transfers between the CPU and the DUART are enabled on D0–D7 as controlled by the WRN, RDN, and A0–A3 inputs. When CEN is HIGH, the DUART places the D0–D7 lines in the three-state condition.
WRN	9	I	<b>Write Strobe:</b> When LOW and CEN is also LOW, the contents of the data bus is loaded into the addressed register. The transfer occurs on the rising edge of the signal.
RDN	10	I	<b>Read Strobe:</b> When low and CEN is also LOW, causes the contents of the addressed register to be presented on the data bus. The read cycle begins on the falling edge of RDN.
A0–A3	2, 4, 6, 7	I	<b>Address Inputs:</b> Select the DUART internal registers and ports for read/write operations.
RESET	38	I	<b>Reset:</b> A HIGH level clears internal registers (SRA, SRB, IMR, ISR, OPR, OPCR), puts OP0–OP7 in the HIGH state, stops the counter/timer, and puts channels A and B in the inactive state, with the TxDA and TxDB outputs in the mark (HIGH) state. Clears Test modes, sets MR pointer to MR1.
INTRN	24	O	<b>Interrupt Request:</b> Active-LOW, open-drain output which signals the CPU that one or more of the eight maskable interrupting conditions are true.
X1/CLK	36	I	<b>Crystal 1:</b> Crystal connection or an external clock input. A crystal of a clock the appropriate frequency (nominally 3.6864 MHz) must be supplied at all times. For crystal connections see Figure 7, Clock Timing.
X2	37	I	<b>Crystal 2:</b> Crystal connection. See Figure 7. If a crystal is not used it is best to keep this pin not connected. It <b>must not</b> be grounded.
RxDA	35	I	<b>Channel A Receiver Serial Data Input:</b> The least significant bit is received first. ‘Mark’ is HIGH, ‘space’ is LOW.
RxDB	11	I	<b>Channel B Receiver Serial Data Input:</b> The least significant bit is received first. ‘Mark’ is HIGH, ‘space’ is LOW.

## Dual asynchronous receiver/transmitter (DUART)

## SCC2681T

MNEMONIC	PIN	TYPE	NAME AND FUNCTION
TxDA	33	O	<b>Channel A Transmitter Serial Data Output:</b> The least significant bit is transmitted first. This output is held in the 'mark' condition when the transmitter is disabled, idle, or when operating in local loopback mode. 'Mark' is HIGH, 'space' is LOW.
TxDB	13	O	<b>Channel B Transmitter Serial Data Output:</b> The least significant bit is transmitted first. This output is held in the 'mark' condition when the transmitter is disabled, idle, or when operating in local loopback mode. 'Mark' is HIGH, 'space' is LOW.
OP0	32	O	<b>Output 0:</b> General purpose output, or channel A request to send (RTSAN, active-LOW). Can be deactivated automatically on receive or transmit.
OP1	14	O	<b>Output 1:</b> General purpose output, or channel B request to send (RTSBN, active-LOW). Can be deactivated automatically on receive or transmit.
OP2	31	O	<b>Output 2:</b> General purpose output, or channel A transmitter 1× or 16× clock output, or channel A receiver 1× clock output.
OP3	15	O	<b>Output 3:</b> General purpose output, or open-drain, active-LOW counter/timer interrupt output, or channel B transmitter 1× clock output, or channel B receiver 1× clock output.
OP4	30	O	<b>Output 4:</b> General purpose output, or channel A open-drain, active-LOW, RxRDYA/FFULLA interrupt output.
OP5	16	O	<b>Output 5:</b> General purpose output, or channel B open-drain, active-LOW, RxRDYB/FFULLB interrupt output.
OP6	29	O	<b>Output 6:</b> General purpose output, or channel A open-drain, active-LOW, TxRDYA interrupt output.
OP7	17	O	<b>Output 7:</b> General purpose output, or channel B open-drain, active-LOW TxRDYB interrupt output.
IP0	8	I	<b>Input 0:</b> General purpose input, or channel A clear to send active-LOW input (CTSAN). Pin has an internal V <sub>CC</sub> pull-up device supplying 1 to 4 μA of current.
IP1	5	I	<b>Input 1:</b> General purpose input, or channel B clear to send active-LOW input (CTSBN). Pin has an internal V <sub>CC</sub> pull-up device supplying 1 to 4 μA of current.
IP2	40	I	<b>Input 2:</b> General purpose input, or counter/timer external clock input. Pin has an internal V <sub>CC</sub> pull-up device supplying 1 to 4 μA of current.
IP3	3	I	<b>Input 3:</b> General purpose input, or channel A transmitter external clock input (TxCA). When the external clock is used by the transmitter, the transmitted data is clocked on the falling edge of the clock. Pin has an internal V <sub>CC</sub> pull-up device supplying 1 to 4 μA of current.
IP4	43	I	<b>Input 4:</b> General purpose input, or channel A receiver external clock input (RxCA). When the external clock is used by the receiver, the received data is sampled on the rising edge of the clock. Pin has an internal V <sub>CC</sub> pull-up device supplying 1 to 4 μA of current.
IP5	42	I	<b>Input 5:</b> General purpose input, or channel B transmitter external clock input (TxCB). When the external clock is used by the transmitter, the transmitted data is clocked on the falling edge of the clock. Pin has an internal V <sub>CC</sub> pull-up device supplying 1 to 4 μA of current.
IP6	41	I	<b>Input 6:</b> General purpose input, or channel B receiver external clock input (RxCB). When the external clock is used by the receiver, the received data is sampled on the rising edge of the clock. Pin has an internal V <sub>CC</sub> pull-up device supplying 1 to 4 μA of current.
V <sub>CC</sub>	44	I	<b>Power Supply:</b> +5 V supply input.
GND	22	I	<b>Ground</b>
n.c.	1, 12, 23, 34		<b>not connected</b>

## Dual asynchronous receiver/transmitter (DUART)

SCC2681T

**ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

SYMBOL	PARAMETER	RATING	UNIT
T <sub>amb</sub>	Operating ambient temperature range <sup>2</sup>	0 to +70	°C
T <sub>stg</sub>	Storage temperature range	-65 to +150	°C
	All voltages with respect to GND <sup>3</sup>	-0.5 to +6.0	V
	Pin voltage range	V <sub>SS</sub> - 0.5 to V <sub>CC</sub> + 0.5	V

**NOTES:**

1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation section of this specification is not implied.
2. For operating at elevated temperatures, the device must be derated based on +150 °C maximum junction temperature.
3. This product includes circuitry specifically designed for the protection of its internal devices from damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying any voltages larger than the rated maxima.

## Dual asynchronous receiver/transmitter (DUART)

## SCC2681T

**DC ELECTRICAL CHARACTERISTICS<sup>1, 2, 3</sup>** $T_{amb} = 0\text{ }^{\circ}\text{C}$  to  $+70\text{ }^{\circ}\text{C}$ ;  $V_{CC} = +5.0\text{ V} \pm 10\%$ 

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			Min	Typ	Max	
$V_{IL}$	LOW-level input voltage		–	–	0.8	V
$V_{IH}$	HIGH-level input voltage (except X1/CLK)	$T_{amb} \geq 0\text{ }^{\circ}\text{C}$	2.0	–	–	V
$V_{IH}$	HIGH-level input voltage (except X1/CLK)	$T_{amb} < 0\text{ }^{\circ}\text{C}$	2.5	–	–	V
$V_{IH}$	HIGH-level input voltage (X1/CLK)		$0.8 V_{CC}$	–	–	V
$V_{OL}$	LOW-level output voltage	$I_{OL} = 2.4\text{ mA}$	–	–	0.4	V
$V_{OH}$	HIGH-level output voltage (except open-drain outputs) <sup>4</sup>	$I_{OH} = -400\text{ }\mu\text{A}$	$V_{CC} - 0.5$	–	–	V
$I_{IX1}$	X1/CLK input current	$V_{IN} = 0\text{ V}$ to $V_{CC}$	–10	–	+10	$\mu\text{A}$
$I_{ILX1}$	X1/CLK input LOW current – operating	$V_{IN} = 0\text{ V}$	–75	–	0	$\mu\text{A}$
$I_{IHX1}$	X1/CLK input HIGH current – operating	$V_{IN} = V_{CC}$	0	–	75	$\mu\text{A}$
$I_{OHX2}$	X2 output HIGH current – operating	$V_{OUT} = V_{CC}$ ; X1 = 0	0	–	+75	$\mu\text{A}$
$I_{OHX2S}$	X2 output HIGH short circuit current – operating	$V_{OUT} = 0\text{ V}$ ; X1 = 0	–10	–	–1	mA
$I_{OLX2}$	X2 output LOW current – operating	$V_{OUT} = 0\text{ V}$ ; X1 = $V_{CC}$	–75	–	0	$\mu\text{A}$
$I_{OLX2S}$	X2 output LOW short circuit current – operating	$V_{OUT} = V_{CC}$ ; X1 = $V_{CC}$	1	–	10	mA
$I_I$	Input leakage current: All except input port pins Input port pins	$V_{IN} = 0\text{ V}$ to $V_{CC}$	–10	–	+10	$\mu\text{A}$
		$V_{IN} = 0\text{ V}$ to $V_{CC}$	–20	–	+10	$\mu\text{A}$
$I_{OZH}$	Output off current HIGH, 3-state data bus	$V_{IN} = V_{CC}$	–	–	10	$\mu\text{A}$
$I_{OZL}$	Output off current LOW, 3-state data bus	$V_{IN} = 0\text{ V}$	–10	–	–	$\mu\text{A}$
$I_{ODL}$	Open-drain output LOW current in off-state	$V_{IN} = 0\text{ V}$	–10	–	–	$\mu\text{A}$
$I_{ODH}$	Open-drain output HIGH current in off-state	$V_{IN} = V_{CC}$	–	–	10	$\mu\text{A}$
$I_{CC}$	Power supply current <sup>5</sup> Operating mode	CMOS input levels	–	–	10	mA

**NOTES:**

- Parameters are valid over specified temperature range.
- All voltage measurements are referenced to ground (GND). For testing, all inputs swing between 0.4 V and 2.4 V with a transition time of 5 ns maximum. For X1/CLK this swing is between 0.4 V and 4.4 V. All time measurements are referenced at input voltages of 0.8 V and 2.0 V and output voltages of 0.8 V and 2.0 V, as appropriate.
- Typical values are at  $+25\text{ }^{\circ}\text{C}$ , typical supply voltages, and typical processing parameters.
- Test conditions for outputs:  $C_L = 150\text{ pF}$ , except interrupt outputs. Test conditions for interrupt outputs:  $C_L = 50\text{ pF}$ ,  $R_L = 2.7\text{ k}\Omega$  to  $V_{CC}$ .
- All outputs are disconnected. Inputs are switching between CMOS levels of  $V_{CC} - 0.2\text{ V}$  and  $V_{SS} + 0.2\text{ V}$ .

## Dual asynchronous receiver/transmitter (DUART)

## SCC2681T

AC ELECTRICAL CHARACTERISTICS<sup>1, 2, 3, 4</sup>

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Typ	Max	
<b>Reset timing (see Figure 3)</b>					
t <sub>RES</sub>	Reset pulse width	1.0	–	–	μs
<b>Bus timing (see Figure 4) (Note 5)</b>					
t <sub>AVEL</sub>	A0–A3 set-up to RDN and CEN, or WRN and CEN LOW	0	–	–	ns
t <sub>ELAX</sub>	RDN and CEN, or WRN and CEN LOW to A0–A3 invalid	100	–	–	ns
t <sub>RLRH</sub>	RDN and CEN LOW to RDN or CEN HIGH	120	–	–	ns
t <sub>EHEL</sub>	CEN HIGH to CEN LOW <sup>6, 7</sup>	110	–	–	ns
t <sub>RLDA</sub>	CEN and RDN LOW to data outputs active	15	–	–	ns
t <sub>RLDV</sub>	CEN and RDN LOW to data valid	–	–	100	ns
t <sub>RHDI</sub>	CEN or RDN HIGH to data invalid	10	–	–	ns
t <sub>RHDF</sub>	CEN or RDN HIGH to data outputs floating	–	–	65	ns
t <sub>WLWH</sub>	WRN and CEN LOW to WRN or CEN HIGH	75	–	–	ns
t <sub>DVWH</sub>	Data input valid to WRN or CEN HIGH	35	–	–	ns
t <sub>WHDI</sub>	WRN or CEN HIGH to data invalid	15	–	–	ns
<b>Port timing (see Figure 5)</b>					
t <sub>PS</sub>	Port input set-up time before RDN LOW	0	–	–	ns
t <sub>PH</sub>	Port input hold time after RDN HIGH	0	–	–	ns
t <sub>PD</sub>	Port output valid after WRN HIGH	–	–	200	ns
<b>Interrupt timing (see Figure 6)</b>					
t <sub>IR</sub>	INTRN (or OP3–OP7 when used as interrupts) negated from:				
	Read RHR (RxRDY/FFULL interrupt)	–	–	200	ns
	Write THR (TxRDY interrupt)	–	–	200	ns
	Reset command (delta break interrupt)	–	–	200	ns
	Stop C/T command (counter interrupt)	–	–	200	ns
	Read IPCR (input port change interrupt)	–	–	200	ns
	Write IMR (clear of interrupt mask bit)	–	–	200	ns
<b>Clock timing (see Figure 7)</b>					
t <sub>CLK</sub>	X1/CLK HIGH or LOW time	90			ns
f <sub>CLK</sub>	X1/CLK frequency	2		4	MHz
t <sub>CTC</sub>	CTCLK (IP2) HIGH or LOW time	55			ns
f <sub>CTC</sub>	CTCLK (IP2) frequency <sup>8</sup>	0		8	MHz
t <sub>RX</sub>	RxC HIGH or LOW time	55			ns
f <sub>RX</sub>	RxC frequency (16×) <sup>8</sup>	0	3.6864	8	MHz
	(1×) <sup>8</sup>	0		1	MHz
t <sub>TX</sub>	TxC HIGH or LOW time	110			ns
f <sub>TX</sub>	TxC frequency (16×) <sup>8</sup>	0		4	MHz
	(1×) <sup>8</sup>	0		1	MHz
<b>Transmit timing (see Figure 8)</b>					
t <sub>TXD</sub>	TxD output delay from TxC external clock input on IP pin	–	–	300	ns
t <sub>TCS</sub>	Output delay from TxC LOW at OP pin to TxD data output	0	–	100	ns
<b>Receive timing (see Figure 9)</b>					
t <sub>RXS</sub>	RxD data set-up time before RxC HIGH at external clock input on IP pin	200	–	–	ns
t <sub>RXH</sub>	RxD data hold time after RxC HIGH at external clock input on IP pin	25	–	–	ns

## NOTES:

- Parameters are valid over specified temperature range. See Ordering information table for applicable operating temperature range and V<sub>CC</sub> supply range.
- All voltage measurements are referenced to ground (GND). For testing, all inputs except X1/CLK swing between 0.4 V and 2.4 V with a transition time of 20 ns maximum. For X1/CLK this swing is between 0.4 V and 4.0 V. All time measurements are referenced at input voltages of 0.8 V and 2.0 V and output voltages of 0.8 V and 2.0 V as appropriate.
- Typical values are at +25 °C, typical supply voltages, and typical processing parameters.

# Dual asynchronous receiver/transmitter (DUART)

# SCC2681T

4. Test conditions for outputs:  $C_L = 150 \text{ pF}$ , except interrupt outputs. Test conditions for interrupt outputs:  $C_L = 50 \text{ pF}$ ,  $R_L = 2.7 \text{ k}\Omega$  to  $V_{CC}$ .
5. For bus operations, CEN and RDN (also CEN and WRN) are ANDed internally. As a consequence, the signal asserted last initiates the cycle and the signal negated first terminates the cycle.
6. If CEN is used as the 'strobing' input, the parameter defines the minimum HIGH times between one CEN and the next. The RDN signal must be negated for  $t_{EHEL}$  to guarantee that any status register changes are valid. As a consequence, this minimum time must be met for the RDN input even if the CEN is used as the strobing signal for bus operations.
7. Consecutive write operations to the same command register require at least three edges of the X1 clock between writes.
8. Minimum frequencies are not tested but are guaranteed by design.




Figure 3. Reset Timing




Figure 4. Bus Timing

# Dual asynchronous receiver/transmitter (DUART)

# SCC2681T




Figure 5. Port Timing




Figure 6. Interrupt Timing

# Dual asynchronous receiver/transmitter (DUART)

# SCC2681T




Figure 7. Clock Timing





Figure 8. Transmit



# Dual asynchronous receiver/transmitter (DUART)

# SCC2681T

Figure 9. Receive




Figure 10. Transmitter Timing




Figure 11. Receiver Timing

# Dual asynchronous receiver/transmitter (DUART)

# SCC2681T





Figure 12. Wake-Up Mode

# Dual asynchronous receiver/transmitter (DUART)

# SCC2681T

PLCC44: plastic leaded chip carrier; 44 leads

SOT187-2



**DIMENSIONS (mm dimensions are derived from the original inch dimensions)**

UNIT	A	A <sub>1</sub> min.	A <sub>3</sub>	A <sub>4</sub> max.	b <sub>p</sub>	b <sub>1</sub>	D <sup>(1)</sup>	E <sup>(1)</sup>	e	e <sub>D</sub>	e <sub>E</sub>	H <sub>D</sub>	H <sub>E</sub>	k	L <sub>p</sub>	v	w	y	Z <sub>D</sub> <sup>(1)</sup> max.	Z <sub>E</sub> <sup>(1)</sup> max.	β
mm	4.57 4.19	0.51	0.25	3.05	0.53 0.33	0.81 0.66	16.66 16.51	16.66 16.51	1.27	16.00 14.99	16.00 14.99	17.65 17.40	17.65 17.40	1.22 1.07	1.44 1.02	0.18	0.18	0.1	2.16	2.16	45°
inches	0.180 0.165	0.02	0.01	0.12	0.021 0.013	0.032 0.026	0.656 0.650	0.656 0.650	0.05	0.63 0.59	0.63 0.59	0.695 0.685	0.695 0.685	0.048 0.042	0.057 0.040	0.007	0.007	0.004	0.085	0.085	

**Note**

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT187-2	112E10	MS-018	EDR-7319			99-12-27 01-11-14

## Dual asynchronous receiver/transmitter (DUART)

SCC2681T

## REVISION HISTORY

Rev	Date	Description
_1	20040406	Product data (9397 750 12073). ECN 853-2446 01-A15014 of 15 December 2003.

## Data sheet status

Level	Data sheet status <sup>[1]</sup>	Product status <sup>[2] [3]</sup>	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## Contact information

For additional information please visit  
<http://www.semiconductors.philips.com>. Fax: +31 40 27 24825

© Koninklijke Philips Electronics N.V. 2004  
 All rights reserved. Printed in U.S.A.

Date of release: 04-04

For sales offices addresses send e-mail to:  
[sales.addresses@www.semiconductors.philips.com](mailto:sales.addresses@www.semiconductors.philips.com)

Document order number:

9397 750 12073

*Let's make things better.*

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View SCC2681TC1A44,529 on WIN SOURCE](#)

 [NXP / Nexperia Information](#)

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management