



**THE DATASHEET OF  
SGL08G72B1BE2MT-CCRT**



# 8GB DDR3 – SDRAM unbuffered ECC Mini-UDIMM

244 Pin ECC Mini-UDIMM

SGL08G72B1BE2MT-CCRT

8GB in FBGA Technology

RoHS compliant

Options:

- |  |                            |
|--|----------------------------|
| <ul style="list-style-type: none"> <li>Data Rate / Latency<br/>DDR3 1333 MT/s CL9</li> </ul>         | Marking<br>-CC             |
| <ul style="list-style-type: none"> <li>Module density<br/>8GB with 18 dies and 2 ranks</li> </ul>    |                            |
| <ul style="list-style-type: none"> <li>Standard Grade (T<sub>A</sub>)<br/>(T<sub>C</sub>)</li> </ul> | 0°C to 70°C<br>0°C to 85°C |

Environmental Requirements:

- Operating temperature (ambient)  
Standard Grade 0°C to 70°C
- Operating Humidity  
10% to 90% relative humidity, noncondensing
- Operating Pressure  
105 to 69 kPa (up to 10000 ft.)
- Storage Temperature  
-55°C to 100°C
- Storage Humidity  
5% to 95% relative humidity, noncondensing
- Storage Pressure  
1682 PSI (up to 5000 ft.) at 50°C



Features:

- 244-pin 72-bit DDR3 ECC Mini-UDIMM module
- Module organization: dual rank 1024M x 72
- VDD = 1.5V ±0.075V, VDDQ 1.5V ±0.075V
- 1.5V I/O ( SSTL\_15 compatible)
- Fly-by-bus with termination for C/A & CLK bus
- On-board I2C temperature sensor with integrated serial presence-detect (SPD) EEPROM
- Gold-contact pad
- This module is fully pin and functional compatible to the JEDEC PC3-10600 DDR3 SDRAM Mini-UDIMM design spec. and JEDEC- Standard MO-244 R/C B. (see [www.jedec.org](http://www.jedec.org))
- The pcb and all components are manufactured according to the RoHS compliance specification [EU Directive 2002/95/EC Restriction of Hazardous Substances (RoHS)]

DDR3 - SDRAM component Micron MT41K512M8RH-125:E

- 512Mx8 DDR3 SDRAM in PG-TFBGA-78 package
- 8-bit prefetch architecture
- Programmable CAS Latency, CAS Write Latency, Additive Latency, Burst Length and Burst Type.
- On-Die-Termination (ODT) and Dynamic ODT for improved signal integrity.
- Refresh, Self Refresh and Power Down Modes.
- ZQ Calibration for output driver and ODT.
- System Level Timing Calibration Support via Write Leveling and Multi Purpose Register (MPR) Read Pattern.

Figure: mechanical dimensions<sup>1</sup>



<sup>1</sup>if no tolerances specified ± 0.15mm

This Swissbit module is an industry standard 244-pin DDR3 SDRAM ECC Mini-DIMM which is organized as x72 high speed CMOS memory arrays. The module uses internally configured octal-bank DDR3 SDRAM devices. The module uses double data rate architecture to achieve high-speed operation. DDR3 SDRAM modules operate from a differential clock (CK and CK#). READ and WRITE accesses to a DDR3 SDRAM module is burst-oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. The burst length is either four or eight locations. An auto precharge function can be enabled to provide a self-timed row precharge that is initiated at the end of a burst access. The DDR3 SDRAM devices have a multibank architecture which allows a concurrent operation that is providing a high effective bandwidth. A self refresh mode is provided and a power-saving "power-down" mode. All inputs and all full drive-strength outputs are SSTL\_15 compatible.

The DDR3 SDRAM module uses the serial presence detect (SPD) function implemented via serial EEPROM using the standard I<sup>2</sup>C protocol. This nonvolatile storage device contains 256 bytes. The first 128 bytes are utilized by the SO-UDIMM manufacturer (Swissbit) to identify the module type, the module's organization and several timing parameters. The second 128 bytes are available to the end user.

### Module Configuration

Organization	DDR3 SDRAMs used	Row Addr.	Device Bank Select	Column Addr.	Refresh	Module Bank Select
1G x 72bit	18 x 512M x 8bit (4Gbit)	16	BA0, BA1, BA2	10	8k	S0#, S1#

### Module Dimensions

in mm

82.00 (long) x 30.00 (high) x 5.30 [max] (thickness with heat spreader)

### Timing Parameters

Part Number	Module Density	Transfer Rate	Memory clock/Data bit rate	Latency
SGL08G72B1BE2MT-CCRT	8 GB	10.6 GB/s	1.5ns / 1333MT/s	9-9-9

### Label Info

Part Number	JEDEC Module Label
SGL08G72B1BE2MT-CCRT	8GB 2Rx8 PC3-10600W-9-11-B0

**Pin Name**

A0-9, A11 – A15	Address Inputs
A10/AP	Address Input / Autoprecharge Bit
BA0 – BA2	Bank Address Inputs
DQ0 – DQ63	Data Input / Output
CB0 – CB07	ECC check bits
DM0-DM8	Input Data Mask
DQS0 – DQS8	Data Strobe, positive line
DQS0# - DQS8#	Data Strobe, negative line (only used when differential data strobe mode is enabled)
RAS#	Row Address Strobe
CAS#	Column Address Strobe
WE#	Write Enable
CKE0 – CKE1	Clock Enable
S0#, S1#	Chip Select
CK0 – CK1	Clock Inputs, positive line
CK0# - CK1#	Clock Inputs, negative line
Event#	Temperature event: The EVENT# pin is asserted by the temperature sensor when critical
Reset#	Reset signal for DDR3 SDRAMs
V <sub>DD</sub>	Supply Voltage (1.5V± 0.075V)
V <sub>REFDQ</sub>	Reference voltage: DQ, DM (VDD/2)
V <sub>REFCA</sub>	Reference voltage: Control, command, and address (VDD/2)
V <sub>SS</sub>	Ground
V <sub>TT</sub>	Termination voltage: Used for control, command, and address (VDD/2).
V <sub>DDSPD</sub>	Serial EEPROM Positive Power Supply
SCL	Serial Clock for Presence Detect
SDA	Serial Data Out for Presence Detect
SA0 – SA1	Presence Detect Address Inputs
ODT0, ODT1	On-Die Termination
NC	No Connection

Pin Configuration


Frontside							
PIN	Symbol	PIN	Symbol	PIN	Symbol	PIN	Symbol
1	V <sub>TT</sub>	31	DQ24	61	V <sub>DD</sub>	92	DQ40
2	V <sub>REFDQ</sub>	32	DQ25	62	A2	93	DQ41
3	V <sub>SS</sub>	33	V <sub>SS</sub>	63	V <sub>DD</sub>	94	V <sub>SS</sub>
4	DQ0	34	DQS3#	64	CK1	95	DQS5#
5	DQ1	35	DQS3	65	CK1#	96	DQS5
6	V <sub>SS</sub>	36	V <sub>SS</sub>	66	V <sub>DD</sub>	97	V <sub>SS</sub>
7	DQS0#	37	DQ26	67	V <sub>REFCA</sub>	98	DQ42
8	DQS0	38	DQ27	68	V <sub>DD</sub>	99	DQ43
9	V <sub>SS</sub>	39	V <sub>SS</sub>	69	NC	100	V <sub>SS</sub>
10	DQ2	40	CB0	70	V <sub>DD</sub>	101	DQ48
11	DQ3	41	CB1	71	A10	102	DQ49
12	V <sub>SS</sub>	42	V <sub>SS</sub>	72	BA0	103	V <sub>SS</sub>
13	DQ8	43	DQS8#	73	V <sub>DD</sub>	104	DQS6#
14	DQ9	44	DQS8	74	WE#	105	DQS6
15	V <sub>SS</sub>	45	V <sub>SS</sub>	75	CAS#	106	V <sub>SS</sub>
16	DQS1#	46	CB2	76	V <sub>DD</sub>	107	DQ50
17	DQS1	47	CB3	77	NC	108	DQ51
18	V <sub>SS</sub>	48	V <sub>SS</sub>	78	NC	109	V <sub>SS</sub>
19	DQ10	49	NC	79	V <sub>DD</sub>	110	DQ56
20	DQ11	50	Reset#	80	NC	111	DQ57
21	V <sub>SS</sub>	51	CKE0	81	NC	112	V <sub>SS</sub>
22	DQ16	52	V <sub>DD</sub>	82	V <sub>SS</sub>	113	DQS7#
23	DQ17	53	BA2	83	DQ32	114	DQS7
24	V <sub>SS</sub>	54	NC	84	DQ33	115	V <sub>SS</sub>
25	DQS2#	55	V <sub>DD</sub>	85	V <sub>SS</sub>	116	DQ58
26	DQS2	56	A11	86	DQS4#	117	DQ59
27	V <sub>SS</sub>	57	A7	87	DQS4	118	V <sub>SS</sub>
28	DQ18	58	V <sub>DD</sub>	88	V <sub>SS</sub>	119	SA0
29	DQ19	59	A5	89	DQ34	120	SCL
30	V <sub>SS</sub>	60	A4	90	DQ35	121	SA2
				91	V <sub>SS</sub>	122	V <sub>TT</sub>

(Sig): Signal in brackets may be routed to the socket connector, but is not used on the module

Backside							
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
123	V <sub>TT</sub>	153	DQ29	183	A3	214	DQ45
124	V <sub>SS</sub>	154	V <sub>SS</sub>	184	A1	215	V <sub>SS</sub>
125	DQ4	155	DM3	185	V <sub>DD</sub>	216	DM5
126	DQ5	156	NC	186	CK0	217	NC
127	V <sub>SS</sub>	157	V <sub>SS</sub>	187	CK0#	218	V <sub>SS</sub>
128	DM0	158	DQ30	188	V <sub>DD</sub>	219	DQ46
129	NC	159	DQ31	189	V <sub>DD</sub>	220	DQ47
130	V <sub>SS</sub>	160	V <sub>SS</sub>	190	Event#	221	V <sub>SS</sub>
131	DQ6	161	CB4	191	A0	222	DQ52
132	DQ7	162	CB5	192	V <sub>DD</sub>	223	DQ53
133	V <sub>SS</sub>	163	V <sub>SS</sub>	193	BA1	224	V <sub>SS</sub>
134	DQ12	164	DM8	194	V <sub>DD</sub>	225	DM6
135	DQ13	165	NC	195	RAS#	226	NC
136	V <sub>SS</sub>	166	V <sub>SS</sub>	196	CS0#	227	V <sub>SS</sub>
137	DM1	167	CB6	197	V <sub>DD</sub>	228	DQ54
138	NC	168	CB7	198	ODT0	229	DQ55
139	V <sub>SS</sub>	169	V <sub>SS</sub>	199	A13	230	V <sub>SS</sub>
140	DQ14	170	NC	200	V <sub>DD</sub>	231	DQ60
141	DQ15	171	NC	201	NC	232	DQ61
142	V <sub>SS</sub>	172	NC	202	NC	233	V <sub>SS</sub>
143	DQ20	173	V <sub>DD</sub>	203	V <sub>SS</sub>	234	DM7
144	DQ21	174	A15	204	DQ36	235	NC
145	V <sub>SS</sub>	175	A14	205	DQ37	236	V <sub>SS</sub>
146	DM2	176	V <sub>DD</sub>	206	V <sub>SS</sub>	237	DQ62
147	NC	177	A12	207	DM4	238	DQ63
148	V <sub>SS</sub>	178	A9	208	NC	239	V <sub>SS</sub>
149	DQ22	179	V <sub>DD</sub>	209	V <sub>SS</sub>	240	V <sub>DDSPD</sub>
150	DQ23	180	A8	210	DQ38	241	SA1
151	V <sub>SS</sub>	181	A6	211	DQ39	242	SDA
152	DQ28	182	V <sub>DD</sub>	212	V <sub>SS</sub>	243	V <sub>SS</sub>
				213	DQ44	244	V <sub>TT</sub>

(Sig): Signal in brackets may be routed to the socket connector, but is not used on the module

**FUNCTIONAL BLOCK DIAGRAM 8GB DDR3 SDRAM Mini-DIMM,  
2 RANK AND 18 COMPONENTS**



- BA0-BA2 → BA0-BA2: SDRAM D0-D17
- A0-A15 → A0-A15: SDRAM D0-D17
- RAS → RAS: SDRAM D0-D17
- CAS → CAS: SDRAM D0-D17
- WE → WE: SDRAM D0-D17
- ODT0 → ODT: SDRAM D0-D8
- ODT1 → ODT: SDRAM D9-D17
- CKE0 → CKE: SDRAM D0-D8
- CKE1 → CKE: SDRAM D9-D17
- CK0,CK1 → CK: SDRAM D0-D17
- CK0,CK1 → CK: SDRAM D0-D17
- RESET → RESET: SDRAM D0-D17

Notes:

1. DQ-to-I/O wiring is shown as recommended but may be changed.
2. DQ/DQS/DQS/ODT/DM/CKE/S relationship must be maintained as shown.
3. DQ, DM, DQS/DQS resistors: Refer to associated topology diagram.
4. Refer to the appropriate clock wiring topology under the DIMM wiring details section of the JEDEC document.
5. For each DRAM, a unique ZQ resistor is connected to GND. The ZQ resistor is 240Ω±1%.
6. Refer to associated figure for SPD details.

**MAXIMUM ELECTRICAL DC CHARACTERISTICS**

PARAMETER/ CONDITION	SYMBOL	MIN	MAX	UNITS
Supply Voltage	$V_{DD}$	-0.4	1.975	V
I/O Supply Voltage	$V_{DDQ}$	-0.4	1.975	V
$V_{DDL}$ Supply Voltage	$V_{DDL}$	-0.4	1.975	V
Voltage on any pin relative to $V_{SS}$	$V_{IN}, V_{OUT}$	-0.4	1.975	V
<b>INPUT LEAKAGE CURRENT</b> Any input $0V \leq V_{IN} \leq V_{DD}$ , $V_{REF}$ pin $0V \leq V_{IN} \leq 0.95V$ (All other pins not under test = 0V)	$I_I$			$\mu A$
Command/Address RAS#, CAS#, WE#, S#, CKE		-16	16	
CK, CK#		-16	16	
DM		-2	2	
<b>OUTPUT LEAKAGE CURRENT</b> (DQ's and ODT are disabled; $0V \leq V_{OUT} \leq V_{DDQ}$ )	$I_{OZ}$	-5	5	$\mu A$
DQ, DQS, DQS#				
$V_{REF}$ LEAKAGE CURRENT ; $V_{REF}$ is on a valid level	$I_{VREF}$	-8	8	$\mu A$

**DC OPERATING CONDITIONS**

PARAMETER/ CONDITION	SYMBOL	MIN	NOM	MAX	UNITS
Supply Voltage	$V_{DD}$	1.425	1.5	1.575	V
I/O Supply Voltage	$V_{DDQ}$	1.425	1.5	1.575	V
$V_{DDL}$ Supply Voltage	$V_{DDL}$	1.425	1.5	1.575	V
I/O Reference Voltage	$V_{REF}$	$0.49 \times V_{DDQ}$	$0.50 \times V_{DDQ}$	$0.51 \times V_{DDQ}$	V
I/O Termination Voltage (system)	$V_{TT}$	$0.49 \times V_{DDQ} - 20mV$	$0.50 \times V_{DDQ}$	$0.51 \times V_{DDQ} + 20mV$	V
Input High (Logic 1) Voltage	$V_{IH(DC)}$	$V_{REF} + 0.1$		$V_{DDQ} + 0.3$	V
Input Low (Logic 0) Voltage	$V_{IL(DC)}$	-0.3		$V_{REF} - 0.1$	V

**AC INPUT OPERATING CONDITIONS**

PARAMETER/ CONDITION	SYMBOL	MIN	MAX	UNITS
Input High (Logic 1) Voltage	$V_{IH(AC)}$	$V_{REF} + 0.175$	-	V
Input Low (Logic 0) Voltage	$V_{IL(AC)}$	-	$V_{REF} - 0.175$	V

**CAPACITANCE**

At DDR3 data rates, it is recommended to simulate the performance of the module to achieve optimum values. When inductance and delay parameters associated with trace lengths are used in simulations, they are significantly more accurate and realistic than a gross estimation of module capacitance. Simulations can then render a considerably more accurate result. JEDEC modules are now designed by using simulations to close timing budgets.

**I<sub>DD</sub> Specifications and Conditions**

 (0°C ≤ T<sub>CASE</sub> ≤ +85°C; V<sub>DDQ</sub> = +1.5V ± 0.075V, V<sub>DD</sub> = +1.5V ± 0.075V)

Parameter & Test Condition	Symbol	max.		Unit	
		10600-999	8500-777		
<b>OPERATING CURRENT *) :</b> One device bank Active-Precharge; t <sub>RC</sub> = t <sub>RC</sub> (I <sub>DD</sub> ); t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ); CKE is HIGH, CS# is HIGH between valid commands; DQ inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles	I <sub>DD0</sub>	567	540	mA	
<b>OPERATING CURRENT *) :</b> One device bank; Active-Read-Precharge; I <sub>OUT</sub> = 0mA; BL = 4, CL = CL (I <sub>DD</sub> ), AL = 0; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ), t <sub>RC</sub> = t <sub>RC</sub> (I <sub>DD</sub> ), t <sub>RAS</sub> = t <sub>RAS</sub> MIN (I <sub>DD</sub> ), t <sub>RCD</sub> = t <sub>RCD</sub> (I <sub>DD</sub> ); CKE is HIGH, CS# is HIGH between valid commands; Address inputs changing once every two clock cycles; Data Pattern is same as I <sub>DD4W</sub>	I <sub>DD1</sub>	702	675	mA	
<b>PRECHARGE POWER-DOWN CURRENT:</b> All device banks idle; Power-down mode; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ); CKE is LOW; All Control and Address bus inputs are not changing; DQ's are floating at V <sub>REF</sub>	Fast Exit	I <sub>DD2P</sub>	468	468	mA
	Slow Exit		288	288	
<b>PRECHARGE QUIET STANDBY CURRENT:</b> All device banks idle; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ); CKE is HIGH, CS# is HIGH; All Control and Address bus inputs are not changing; DQ's are floating at V <sub>REF</sub>	I <sub>DD2Q</sub>	450	396	mA	
<b>PRECHARGE STANDBY CURRENT:</b> All device banks idle; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ); CKE is HIGH, CS# is HIGH; All other Control and Address bus inputs are changing once every two clock cycles; DQ inputs changing once per clock cycle	I <sub>DD2N</sub>	450	396	mA	
<b>ACTIVE POWER-DOWN CURRENT:</b> All device banks open; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ); CKE is LOW; All Control and Address bus inputs are not changing; DQ's are floating at V <sub>REF</sub> (always fast exit)	I <sub>DD3P</sub>	630	576	mA	
<b>ACTIVE STANDBY CURRENT:</b> All device banks open; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ), t <sub>RAS</sub> = t <sub>RAS</sub> MAX (I <sub>DD</sub> ), t <sub>RP</sub> = t <sub>RP</sub> (I <sub>DD</sub> ); CKE is HIGH, CS# is HIGH between valid commands; All other Control and Address bus inputs are changing once every two clock cycles; DQ inputs changing once per clock cycle	I <sub>DD3N</sub>	630	576	mA	
<b>OPERATING READ CURRENT:</b> All device banks open, Continuous burst reads; One module rank active; I <sub>OUT</sub> = 0mA; BL = 4, CL = CL (I <sub>DD</sub> ), AL = 0; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ), t <sub>RAS</sub> = t <sub>RAS</sub> MAX (I <sub>DD</sub> ), t <sub>RP</sub> = t <sub>RP</sub> (I <sub>DD</sub> ); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are changing once every two clock cycles; DQ inputs changing once per clock cycle	I <sub>DD4R</sub>	1404	1251	mA	

Parameter & Test Condition	Symbol	max.		Unit
		10600-999	8500-777	
<b>OPERATING WRITE CURRENT:</b> All device banks open, Continuous burst writes; One module rank active; BL = 4, CL = CL (I <sub>DD</sub> ), AL = 0; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ), t <sub>RAS</sub> = t <sub>RAS</sub> MAX (I <sub>DD</sub> ), t <sub>RP</sub> = t <sub>RP</sub> (I <sub>DD</sub> ); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are changing once every two clock cycles; DQ inputs changing once per clock cycle	I <sub>DD4W</sub>	1134	999	mA
<b>BURST REFRESH CURRENT:</b> t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ); refresh command at every t <sub>RFC</sub> (I <sub>DD</sub> ) interval, CKE is HIGH, CS# is HIGH between valid commands; All other Control and Address bus inputs are changing once every two clock cycles; DQ inputs changing once per clock cycle	I <sub>DD5</sub>	1476	1440	mA
<b>SELF REFRESH CURRENT:</b> CK and CK# at 0V; CKE ≤ 0.2V; All other Control and Address bus inputs are floating at V <sub>REF</sub> ; DQ's are floating at V <sub>REF</sub>	I <sub>DD6</sub>	360	360	mA
<b>OPERATING CURRENT*) :</b> Four device bank interleaving READs, I <sub>OUT</sub> = 0mA; BL = 4, CL = CL (I <sub>DD</sub> ), AL = t <sub>RCD</sub> (I <sub>DD</sub> ) - 1 x t <sub>CK</sub> (I <sub>DD</sub> ); t <sub>CK</sub> = t <sub>CK</sub> (I <sub>DD</sub> ), t <sub>RC</sub> = t <sub>RC</sub> (I <sub>DD</sub> ), t <sub>RRD</sub> = t <sub>RRD</sub> (I <sub>DD</sub> ), t <sub>RCD</sub> = t <sub>RCD</sub> (I <sub>DD</sub> ); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are not changing during DESELECT; DQ inputs changing once per clock cycle	I <sub>DD7</sub>	1854	1584	mA

\*) Value calculated as one module rank in this operating condition, and all other module ranks in IDD2P (CKE LOW) mode.

**TIMING VALUES USED FOR I<sub>DD</sub> MEASUREMENT**

I <sub>DD</sub> MEASUREMENT CONDITIONS			
SYMBOL	10600-999	8500-777	Unit
CL (I <sub>DD</sub> )	9	7	t <sub>CK</sub>
t <sub>RCD</sub> (I <sub>DD</sub> )	13.5	13.125	ns
t <sub>RC</sub> (I <sub>DD</sub> )	49.5	50.625	ns
t <sub>RRD</sub> (I <sub>DD</sub> )	6	7.5	ns
t <sub>CK</sub> (I <sub>DD</sub> )	1.5	1.87	ns
t <sub>RAS</sub> MIN (I <sub>DD</sub> )	36	37.5	ns
t <sub>RAS</sub> MAX (I <sub>DD</sub> )	70'200	70'200	ns
t <sub>RP</sub> (I <sub>DD</sub> )	13.5	13.125	ns
t <sub>RFC</sub> (I <sub>DD</sub> )	260	260	ns

## DDR3 SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(0°C ≤ T<sub>CASE</sub> ≤ +85°C; V<sub>DDQ</sub> = +1.5V ± 0.075V, V<sub>DD</sub> = +1.5V ± 0.075V)

AC CHARACTERISTICS		10600-999		8500-777		Unit	
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX		
Clock cycle time	CL = 10	t <sub>CK</sub> (10)	1.5	<1.875	-	-	ns
	CL = 9	t <sub>CK</sub> (9)	1.5	<1.875	-	-	ns
	CL = 8	t <sub>CK</sub> (8)	1.875	<2.5	-	-	ns
	CL = 7	t <sub>CK</sub> (7)	1.875	<2.5	1.875	<2.5	ns
	CL = 6	t <sub>CK</sub> (6)	2.5	3.3	2.5	3.3	ns
	CL = 5	t <sub>CK</sub> (5)	3.0	3.3	3.0	3.3	ns
CK high-level width	t <sub>CH</sub> (avg)	0.47	0.53	0.47	0.53	t <sub>CK</sub>	
CK low-level width	t <sub>CL</sub> (avg)	0.47	0.53	0.47	0.53	t <sub>CK</sub>	
Data-out high-impedance window from CK/CK#	t <sub>HZ</sub>		250		300	ps	
Data-out low-impedance window from CK/CK#	t <sub>LZ</sub>	-500	250	-600	300	ps	
DQ and DM input pulse width ( for each input )	t <sub>DIPW</sub>	400		490		ps	
DQS input high pulse width	t <sub>DQSH</sub>	0.45	0.55	0.45	0.55	t <sub>CK</sub>	
DQS input low pulse width	t <sub>DQSL</sub>	0.45	0.55	0.45	0.55	t <sub>CK</sub>	
DQS read preamble	t <sub>RPRE</sub>	0.9	Note1	0.9	Note1	t <sub>CK</sub>	
DQS read postamble	t <sub>RPST</sub>	0.3	Note2	0.3	Note2	t <sub>CK</sub>	
DQS write preamble	t <sub>WPRE</sub>	0.9		0.9		t <sub>CK</sub>	
DQS write postamble	t <sub>WPST</sub>	0.3		0.3		t <sub>CK</sub>	
Address and control input pulse width ( for each input )	t <sub>IPW</sub>	620		780		ps	

- 1 The maximum preamble is bound by t<sub>LZDQS</sub> (MAX)
- 2 The maximum postamble is bound by t<sub>HZDQS</sub> (MAX)

DQ, DQS and C/A signal setup and hold times t<sub>DS</sub>, t<sub>DH</sub>, t<sub>DQSQ</sub>, t<sub>DSS</sub>, t<sub>DQSS</sub>, t<sub>DQSCK</sub>, t<sub>IS</sub>, t<sub>IH</sub> need to be calculated with the respective DRAM derating tables and the driver slew rate or determined by simulation

**DDR3 SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)**
 $(0^{\circ}\text{C} \leq T_{\text{CASE}} \leq +85^{\circ}\text{C}; V_{\text{DDQ}} = +1.5\text{V} \pm 0.075\text{V}, V_{\text{DD}} = +1.5\text{V} \pm 0.075\text{V})$ 


AC CHARACTERISTICS		10600-999		8500-777		Unit
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	
CAS# to CAS# command delay	$t_{\text{CCD}}$	4		4		$t_{\text{CK}}$
ACTIVE to ACTIVE (same bank) command period	$t_{\text{RC}}$	49.5		50.625		ns
ACTIVE bank <i>a</i> to ACTIVE bank <i>b</i> command	$t_{\text{RRD}}$	max 4nCK,10ns		max 4nCK,7.5ns		ns
ACTIVE to READ or WRITE delay	$t_{\text{RCD}}$	13.5		13.125		ns
Four bank Activate period	$t_{\text{FAW}}$	1K Page size	30		37.5	ns
		2K Page size	45		50	
ACTIVE to PRECHARGE command	$t_{\text{RAS}}$	36	70'200	37.5	70'200	ns
Internal READ to precharge command delay	$t_{\text{RTP}}$	max 4nCK,7.5ns		max 4nCK,7.5ns		ns
Write recovery time	$t_{\text{WR}}$	15		15		ns
Auto precharge write recovery + precharge time	$t_{\text{DAL}}$	$t_{\text{WR}} + t_{\text{RP}}/t_{\text{CK}}$		$t_{\text{WR}} + t_{\text{RP}}/t_{\text{CK}}$		ns
Internal WRITE to READ command delay	$t_{\text{WTR}}$	max 4nCK,7.5ns		max 4nCK,7.5ns		ns
PRECHARGE command period	$t_{\text{RP}}$	15		13.125		ns
LOAD MODE command cycle time	$t_{\text{MRD}}$	4		4		$t_{\text{CK}}$
REFRESH to ACTIVE or REFRESH to REFRESH command interval	$t_{\text{RFC}}$	260	70'200	260	70'200	ns
Average periodic refresh interval	$t_{\text{REFI}}$	$0^{\circ}\text{C} \leq T_{\text{CASE}} \leq 85^{\circ}\text{C}$		7.8		$\mu\text{s}$
		$85^{\circ}\text{C} < T_{\text{CASE}} \leq 95^{\circ}\text{C}$		3.9		
RTT turn-on from ODTL on reference	$t_{\text{AON}}$	-250	250	-300	300	ps
RTT turn-on from ODTL off reference	$t_{\text{AOF}}$	0.3	0.7	0.3	0.7	$t_{\text{CK}}$
Asynchronous RTT turn-on delay (power Down with DLL off)	$t_{\text{AONPD}}$	2	8,5	2	8,5	ns
Asynchronous RTT turn-off delay (power Down with DLL off)	$t_{\text{AOFPD}}$	2	8,5	2	8,5	ns
RTT dynamic change skew	$t_{\text{ADC}}$	0.3	0.7	0.3	0.7	$t_{\text{CK}}$
Exit self refresh to commands not requiring a locked DLL	$t_{\text{XS}}$	max 5nCK,tR FC + 10ns		max 5nCK,tR FC + 10ns		ns
Write levelling setup from rising CK, CK# crossing to rising DQS, DQS# crossing	$t_{\text{WLS}}$	195		245		ps
Write levelling setup from rising DQS, DQS# crossing to rising CK, CK# crossing	$t_{\text{WLH}}$	195		245		ps
First DQS, DQS# rising edge	$t_{\text{WLMRD}}$	40		40		$t_{\text{CK}}$
DQS, DQS# delay	$t_{\text{WLDQSEN}}$	25		25		$t_{\text{CK}}$

**DDR3 SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)**

(0°C ≤ T<sub>CASE</sub> ≤ + 85°C; V<sub>DDQ</sub> = +1.5V ± 0.075V, V<sub>DD</sub> = +1.5V ± 0.075V)

AC CHARACTERISTICS		10600-999		8500-777		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	Unit
Exit reset from CKE HIGH to a valid command	t <sub>XPR</sub>	max 5nCK, t <sub>REFC</sub> + 10ns		max 5nCK, t <sub>REFC</sub> + 10ns		
Begin power supply ramp to power supplies stable	t <sub>VDDPR</sub>		200		200	ms
RESET# LOW to power supplies stable	t <sub>RPS</sub>		200		200	ms
RESET# LOW to I/O and RTT High-Z	t <sub>IOz</sub>		20		20	ns
Exit precharge power-down to any non-READ command	t <sub>XP</sub>	max 3nCK, 6ns		max 3nCK, 7.5ns		
CKE minimum high/low time	t <sub>CKE</sub>	max 3nCK, 5.625ns		max 3nCK, 5.625ns		

**Temperature Sensor with Serial Presence-Detect EEPROM**



**Temperature Sensor with Serial Presence-Detect EEPROM Operating Conditions**

Parameter / Condition	Symbol	MIN	MAX	Unit
Supply voltage	V <sub>DDSPD</sub>	+3	+3.6	V
Supply current: V <sub>DD</sub> = 3.3V	I <sub>DD</sub>		+2.0	mA
Input high voltage: Logic 1; SCL, SDA	V <sub>IH</sub>	+1.45	V <sub>DDSPD</sub> + 1	V
Input low voltage: Logic 0; SCL, SDA	V <sub>IL</sub>	-	550	mV
Output low voltage: I <sub>OUT</sub> = 2.1mA	V <sub>OL</sub>	-	400	mV
Input current	I <sub>IN</sub>	-5.0	5.0	µA
Temperature sensing range		TBD	TBD	°C
Temperature sensor accuracy		TBD	TBD	°C

### A.C. Characteristics of Temperature Sensor

$V_{CC} = 3.3\text{ V} \pm 10\%$ ,  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$

Symbol	Parameter / Condition	MIN	MAX	Unit
f <sub>SCL</sub>	SCL clock frequency	10	400	kHz
t <sub>BUF</sub>	Bus Free Time Between STOP and START	1300		ns
t <sub>F</sub>	SDA fall time		300	ns
t <sub>R</sub>	SDA rise time		300	ns
t <sub>HD:DAT</sub>	Data hold time (accepted for Input Data)	0		ns
	Data Hold Time (guaranteed for Output Data)	300	900	ns
t <sub>H:STA</sub>	Start condition hold time	600		ns
t <sub>HIGH</sub>	High Period of SCL	600		ns
t <sub>LOW</sub>	Low Period of SCL	1300		ns
t <sub>SU:DAT</sub>	Data setup time	100		ns
t <sub>SU:STA</sub>	Start condition setup time	600		ns
t <sub>SU:STO</sub>	Stop condition setup time	600		ns
t <sub>TIMEOUT</sub>	SMBus SCL Clock Low Timeout	25	35	ms
t <sub>I</sub>	Noise Pulse Filtered at SCL and SDA Inputs		100	ns
t <sub>WR</sub>	Write Cycle Time		5	ms
t <sub>PU</sub>	Power-up Delay to Valid Temperature Recording		100	ms

### Temperature Characteristics of Temperature Sensor

$V_{CC} = 3.3\text{ V} \pm 10\%$ ,  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$

Parameter	Test Conditions/Comments	MAX	Unit
Temperature Reading Error Class B, JC42.4 compliant	$+75^\circ\text{C} \leq T_A \leq +95^\circ\text{C}$ , active range	$\pm 1.0$	$^\circ\text{C}$
	$+40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , monitor range	$\pm 2.0$	$^\circ\text{C}$
	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , sensing range	$\pm 3.0$	$^\circ\text{C}$
ADC Resolution		12	Bits
Temperature Resolution		0.0625	$^\circ\text{C}$
Conversion Time		100	Ms
Thermal Resistance <sup>1</sup> $\theta_{JA}$	Junction-to-Ambient (Still Air)	92	$^\circ\text{C/W}$

<sup>1</sup> Power Dissipation is defined as  $P_J = (T_J - T_A)/\theta_{JA}$ , where  $T_J$  is the junction temperature and  $T_A$  is the ambient temperature. The thermal resistance value refers to the case of a package being used on a standard 2-layer PCB.

### Slave Address Bits of Temperature Sensor

Device	Device Type Identifier				Select Address Signals			R/W#
	b7 <sup>1</sup>	b6	b5	b4	b3	b2	b1	b0
EEPROM	1	0	1	0	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	R/W#
Temp. Sensor	0	0	1	1	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	R/W#


<sup>1</sup> The most significant bit, b7, is sent first.

**SERIAL PRESENCE-DETECT MATRIX**

Byte	Byte Description	10600-999
0	CRC RANGE, EEPROM BYTES, BYTES USED	0x92
1	SPD REVISION	0x11
2	DRAM DEVICE TYPE	0x0B
3	MODULE TYPE (FORM FACTOR)	0x06
4	SDRAM DEVICE DENSITY & BANKS	0x04
5	SDRAM DEVICE ROW & COLUMN COUNT	0x21
6	BYTE 6 RESERVED	0x00
7	MODULE RANKS & DEVICE DQ COUNT	0x09
8	ECC TAG & MODULE MEMORY BUS WIDTH	0x0B
9	FINE TIMEBASE DIVIDEND/DIVISOR	0x11
10	MEDIUM TIMEBASE DIVIDEND	0x01
11	MEDIUM TIMEBASE DIVISOR	0x08
12	MIN SDRAM CYCLE TIME ( $t_{CK\ MIN}$ )	0x0C
13	BYTE 13 RESERVED	0x00
14	CAS LATENCIES SUPPORTED (CL4 => CL11)	0x7E
15	CAS LATENCIES SUPPORTED (CL12 => CL18)	0x00
16	MIN CAS LATENCY TIME ( $t_{AA\ MIN}$ )	0x69
17	MIN WRITE RECOVERY TIME ( $t_{WR\ MIN}$ )	0x78
18	MIN RAS# TO CAS# DELAY ( $t_{RCD\ MIN}$ )	0x69
19	MIN ROW ACTIVE TO ROW ACTIVE DELAY ( $t_{RRD\ MIN}$ )	0x30
20	MIN ROW PRECHARGE DELAY ( $t_{RP\ MIN}$ )	0x69
21	UPPER NIBBLE FOR $t_{RAS}$ & $t_{RC}$	0x11
22	MIN ACTIVE TO PRECHARGE DELAY ( $t_{RAS\ MIN}$ )	0x20
23	MIN ACTIVE TO ACTIVE/REFRESH DELAY ( $t_{RC\ MIN}$ )	0x89
24	MIN REFRESH RECOVERY DELAY ( $t_{RFC\ MIN}$ ) LSB	0x20
25	MIN REFRESH RECOVERY DELAY ( $t_{RFC\ MIN}$ ) MSB	0x08
26	MIN INTERNAL WRITE TO READ CMD DELAY ( $t_{WTR\ MIN}$ )	0x3C
27	MIN INTERNAL READ TO PRECHARGE CMD DELAY ( $t_{RTP\ MIN}$ )	0x3C
28	MIN FOUR ACTIVE WINDOW DELAY ( $t_{FAW\ MIN}$ ) MSB	0x00
29	MIN FOUR ACTIVE WINDOW DELAY ( $t_{FAW\ MIN}$ ) LSB	0xF0
30	SDRAM DEVICE OUTPUT DRIVERS SUPPORTED	0x83
31	SDRAM DEVICE THERMAL & REFRESH OPTIONS	0x05

Byte	Byte Description	10600-999
32	DDR3-MODULE THERMAL SENSOR	0x80
33	DDR3-SDRAM DEVICE TYPE	0x00
34	DDR3-FINE OFFSET FOR $t_{CKMIN}$	0x00
35-59	BYTES 33-59 RESERVED	0x00
60	MODULE HEIGHT (NOMINAL)	0x0F
61	MODULE THICKNESS (MAX)	0x11
62	REFERENCE RAW CARD ID	0x01
63	ADDRESS MAPPING EDGE CONECTOR TO DRAM	0x00
64	DDR3-HEATSPREADER SOLUTION	0x00
65-116	BYTES 64-116 RESEVED	0x00
117	MODULE MFR ID (LSB)	0x83
118	MODULE MFR ID (MSB)	0xDA
119	MODULE MFR LOCATION ID	0x01 (Switzerland) 0x02 (Germany) 0x03 (USA)
120	MODULE MFR YEAR	X
121	MODULE MFR WEEK	X
122-125	MODULE SERIAL NUMBER	X
126-127	CRC	tbd
128-145	MODULE PART NUMBER	"SGL08G72B1BE2MT-xx"
146	MODULE DIE REV	n.a.
147	MODULE PCB REV	n.a.
148	DRAM DEVICE MFR ID (LSB)	0x80
149	DRAM DEVICE MFR (MSB)	0x2C
150-175	MFR RESERVED BYTES 150-175	0x00
176-255	CUSTOMER RESERVED BYTES 176-255	0xFF

Part Number Code



\* optional / additional information

T= Thermal Sensor

Revision History		
Revision	Changes	Date
1.0	First release version	25.07.2012

**Locations****Swissbit AG**

Industriestrasse 4  
CH – 9552 Bronschhofen  
Switzerland

Phone: +41 (0)71 913 03 03

Fax: +41 (0)71 913 03 15

---

**Swissbit Germany GmbH**

Wolfener Strasse 36  
D – 12681 Berlin  
Germany

Phone: +49 (0)30 93 69 54 – 0

Fax: +49 (0)30 93 69 54 – 55

---

**Swissbit NA, Inc.**

1202 E Winding Creek  
Eagle, Idaho 83616  
USA

Phone: +1 208 938 4525

Fax: +1 914 935 9865

---

**Swissbit Japan, Inc.**



3F Core Koenji,  
2-1-24 Koenji-Kita, Suginami-Ku,  
Tokyo 166-0002  
Japan

Phone: +81 3 5356 3511

Fax: +81 3 5356 3512

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

-  [View SGL08G72B1BE2MT-CCRT on WIN SOURCE](#)
-  [Swissbit NA Inc. Information](#)

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management