



**THE DATASHEET OF
SA56004BD,112**





SA56004X

SMBus-compatible, 8-pin, remote/local digital temperature sensor with overtemperature alarms

Rev. 7 — 25 February 2013

Product data sheet

1. General description

The NXP Semiconductors SA56004X is an SMBus compatible, 11-bit remote/local digital temperature sensor with overtemperature alarms. The remote channel of the SA56004X monitors a diode junction, such as a substrate PNP of a microprocessor or a diode connected transistor such as the 2N3904 (NPN) or 2N3906 (PNP). With factory trimming, remote sensor accuracy of ± 1 °C is achieved.

Undertemperature and overtemperature alert thresholds can be programmed to cause the $\overline{\text{ALERT}}$ output to indicate when the on-chip or remote temperature is out of range. This output may be used as a system interrupt or SMBus alert. The $\overline{\text{T_CRIT}}$ output is activated when the on-chip or remote temperature measurement rises above the programmed T_CRIT threshold register value. This output may be used to activate a cooling fan, send a warning or trigger a system shutdown. To enhance system reliability further, the SA56004X employs an SMBus time-out protocol. The SA56004X has a unique device architecture.

The SA56004X is available in the SO8, TSSOP8 and HVSON8 packages. SA56004X has 8 factory-programmed device address options. The SA56004X is pin-compatible with the LM86, MAX6657/8, and ADM1032.

2. Features and benefits

- Accurately senses temperature of remote microprocessor thermal diodes or diode connected transistors within ± 1 °C
- On-chip local temperature sensing within ± 2 °C
- Temperature range of -40 °C to $+125$ °C
- 11-bit, 0.125 °C resolution
- 8 different device addresses are available for server applications. The SA56004ED with marking code 56004E, and SA56004EDP with marking code 6004E are address compatible with the National LM86, the MAX6657/8 and the ADM1032.
- Offset registers available for adjusting the remote temperature accuracy
- Programmable under/overtemperature alarms: $\overline{\text{ALERT}}$ and $\overline{\text{T_CRIT}}$
- SMBus 2.0 compatible interface, supports TIMEOUT
- Operating voltage range: 3.0 V to 3.6 V
- I²C-bus Standard-mode and Fast-mode compatible
- SO8, TSSOP8 and HVSON8 packages
- Programmable conversion rate (0.0625 Hz to 26 Hz)
- Undervoltage lockout prevents erroneous temperature readings
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA



3. Applications

- System thermal management in laptops, desktops, servers and workstations
- Computers and office electronic equipment
- Electronic test equipment and instrumentation
- HVAC
- Industrial controllers and embedded systems

4. Ordering information

Table 1. Ordering information

Type number ^[1]	Topside marking	Package		
		Name	Description	Version
SA56004AD	56004AD	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96-1
SA56004BD	56004BD			
SA56004CD	56004CD			
SA56004DD	56004DD			
SA56004ED	56004ED			
SA56004FD	56004FD			
SA56004GD	56004GD			
SA56004HD	56004HD			
SA56004ADP	6004A	TSSOP8	plastic thin shrink small outline package; 8 leads; body width 3 mm	SOT505-1
SA56004BDP	6004B			
SA56004CDP	6004C			
SA56004DDP	6004D			
SA56004EDP	6004E			
SA56004FDP	6004F			
SA56004GDP	6004G			
SA56004HDP	6004H			
SA56004ATK	6004A	HVSON8	plastic thermal enhanced very thin small outline package; no leads; 8 terminals; body 3 × 3 × 0.85 mm	SOT782-1
SA56004ETK	6004E			

[1] There are 8 device slave address options, as described in [Table 4](#).

5. Block diagram





Fig 1. Block diagram

6. Pinning information

6.1 Pinning



6.2 Pin description

Table 3. Pin description

Symbol	Pin	Description
V _{DD}	1	Positive supply voltage. DC voltage from 3.0 V to 5.5 V.
D+	2	Diode current source (anode).
D-	3	Diode sink current (cathode).
T _{CRIT}	4	T _{CRIT} alarm is open-drain, active LOW output which requires an external pull-up resistor. It functions as a system interrupt or power shutdown.
GND	5	Power supply ground.
ALERT	6	ALERT alarm is an open-drain, active LOW output which requires an external pull-up resistor. It functions as an interrupt indicating that the temperature of the on-chip or remote diode is above or below programmed overtemperature or undertemperature thresholds.
SDATA	7	SMBus/I ² C-bus bidirectional data line. This is an open-drain output which requires an external pull-up resistor.
SCLK	8	SMBus/I ² C-bus clock input which requires an external pull-up resistor.

7. Functional description

Refer to [Figure 1 “Block diagram”](#).

7.1 Serial bus interface

The SA56004X should be connected to a compatible two-wire serial interface System Management Bus (SMBus) as a slave device using the two device terminals SCLK and SDATA. The $\overline{\text{ALERT}}$ pin can optionally be used with the SMBus protocol to implement the ARA response. The controller provides a clock signal to the device SCLK pin and write/read data to/from the device through the device SDATA pin. External pull-up resistors, about 10 k Ω each, are needed for these device pins due to open-drain circuitry.

Data of 8-bit digital byte or word are used for communication between the controller and the device using SMBus 2.0 protocols which are described more in [Section 7.10 “SMBus interface”](#). The operation of the device to the bus is described with details in the following sections.

7.2 Slave address

The SA56004X has a 7-bit slave address register which is factory programmed in OTP memory. Eight unique devices are available with different slave addresses as defined in [Table 4](#). Up to eight devices can reside on the same SMBus without conflict, if their addresses are unique.

Table 4. Slave addresses

Type number	Device slave address ^[1]
SA56004AD	1001 000
SA56004ADP	
SA56004ATK	
SA56004BD	1001 001
SA56004BDP	
SA56004CD	1001 010
SA56004CDP	
SA56004DD	1001 011
SA56004DDP	
SA56004ED ^[2]	1001 100
SA56004EDP ^[2]	
SA56004ETK ^[2]	
SA56004FD	1001 101
SA56004FDP	
SA56004GD	1001 110
SA56004GDP	
SA56004HD	1001 111
SA56004HDP	

[1] The device slave address is factory programmed in OTP device address register.

[2] The SA56004ED/EDP/ETK has the bus address of the National LM86, MAX6657/8 and the ADM1032.

7.3 Register overview

The SA56004X contains three types of SMBus addressable registers: read-only (R), write-only (W), and read-write (R/W). Attempting to write to any R-only register or read data from any W-only register produces an invalid result. Some of the R/W registers have separate addresses for reading and writing operations.

The registers of the SA56004X serve four purposes:

- Control and configuration of the SA56004X
- Status reporting
- Temperature measurement storage
- ID and manufacturer test registers

[Table 5](#) describes the names, addresses, Power-On Reset (POR), and functions of each register. The data of the temperature-related registers is in two's complement format in which the MSB is the sign bit. The 8-bit data of other registers is in 8-bit straight format.

Table 8. CON - Configuration register (read address 03h; write address 09h) bit assignments ...continued

Bit	Description	POR state
2	Local $\overline{T_CRIT}$ mask. The $\overline{T_CRIT}$ output will be activated by a local temperature that exceeds the local T_CRIT setpoint when this bit is LOW. The $\overline{T_CRIT}$ output will not be activated under this condition when this bit is HIGH.	0
1	Not defined; defaults to logic 0.	0
0	Fault queue. A single remote temperature measurement outside the HIGH, LOW or T_CRIT setpoints will trigger an outside limit condition resulting in setting the status bits and associated output pins when this bit is LOW. Three consecutive measurements outside of one of these setpoints are required to trigger an outside of limit condition when this bit is HIGH.	0

7.8.4 Status register (SR)

The contents of the status register reflect condition status resulting from all activities: comparison between temperature measurements and temperature limits, the status of A/D conversion, and the hardware condition of external diode to the device. Bit assignments are listed in [Table 9](#). This register is read-only and its address is 02h. Upon POR, all bits are set to zero.

Remark: Any one of the fault conditions, with the exceptions of Diode OPEN and A/D BUSY, introduces an Alert interrupt (see [Section 7.9.1.2](#)). Also, whenever a one-shot command is executed, the status byte should be read after the conversion is completed, which is about 38 ms (1 conversion time period) after the one-shot command is sent.

Table 9. SR - Status register (read-only address 02h) bit assignments

Bit	Name	Description
7	BUSY	When logic 1, A/D is busy converting. POR state = n/a.
6	LHIGH	When logic 1, indicates local HIGH temperature alarm. POR state = 0.
5	LLOW	When logic 1, indicates a local LOW temperature alarm. POR state = 0.
4	RHIGH	When logic 1, indicates a remote diode HIGH temperature alarm. POR state = 0.
3	RLOW	When logic 1, indicates a remote diode LOW temperature alarm. POR state = 0.
2	OPEN	When logic 1, indicates a remote diode disconnect. POR state = 0.
1	RCRIT	When logic 1, indicates a remote diode critical temperature alarm. POR state = 0.
0	LCRIT	When logic 1, indicates a local critical temperature alarm. POR state = 0.

7.9 Interruption logic and functional description

7.9.1 $\overline{\text{ALERT}}$ output

The $\overline{\text{ALERT}}$ output is used to signal Alert interruptions from the device to the SMBus or other system interrupt handler and it is active LOW. Because this is an open-drain output, a pull-up resistor (typically 10 k Ω) to V_{DD} is required. Several slave devices can share a common interrupt line on the same SMBus.

The $\overline{\text{ALERT}}$ function is very versatile and accommodates three separate operating modes:

- Temperature comparator
- System interrupt based on temperature
- SMBus Alert Response Address (ARA) response.

The ARA and interrupt modes are different only in how the user interacts with the SA56004X.

At the end of every temperature reading, digital comparators determine if the readings are above the HIGH or T_CRIT setpoint or below the LOW setpoint register values. If so, the corresponding bit in the Status register is set. If the $\overline{\text{ALERT}}$ mask bit 7 of the Configuration register is not HIGH, then any bit set in the Status register other than the BUSY (D7) and OPEN (D2) causes the $\overline{\text{ALERT}}$ output pin to be active LOW. An alert will be triggered after any conversion cycle that finds the temperature is out of the limits defined by the setpoint registers. In order to trigger an ALERT in all alert modes, the $\overline{\text{ALERT}}$ mask bit 7 of the Configuration register must be cleared (not HIGH).

7.9.1.1 $\overline{\text{ALERT}}$ output in comparator mode

When operating the SA56004X in a system that utilizes an SMBus controller not having an interrupt, the $\overline{\text{ALERT}}$ output may be operated as a temperature comparator. In this mode, when the condition that triggered the ALERT to be asserted is no longer present, the $\overline{\text{ALERT}}$ output is released as it goes HIGH. In order to use the $\overline{\text{ALERT}}$ output as a temperature comparator, bit D0 (the ALERT configure bit) in the ALERT Mode (AM) register must be set HIGH. This is not the POR default.

7.9.1.2 $\overline{\text{ALERT}}$ output in interrupt mode

In the interrupt mode, the $\overline{\text{ALERT}}$ output is used to provide an interrupt signal that remains asserted until the interrupt service routine has elapsed. In the interrupt operating mode, a read of the Status register will set the $\overline{\text{ALERT}}$ mask bit 7 of the Configuration register if any of the temperature alarm bits of the Status register is set, with exception of BUSY (D7) and OPEN (D2). This protocol prevents further $\overline{\text{ALERT}}$ output triggering until the master device has reset the $\overline{\text{ALERT}}$ mask bit at the end of the interrupt service routine. The Status register bits are cleared only upon a read of the Status register by the serial bus master (see [Figure 5](#)). In order for the $\overline{\text{ALERT}}$ output to be used as an interrupt, the ALERT Configure bit D0 of the ALERT Mode (AM) register must be set LOW (POR default).




Fig 5. **ALERT** output in interrupt mode

The following events summarize the ALERT output interrupt mode of operation:

Event A: Master senses $\overline{\text{ALERT}}$ output being active-LOW.

Event B: Master reads the SA56004X Status register to determine what cause the ALERT interrupt.

Event C: SA56004X clears the Status register, resets the $\overline{\text{ALERT}}$ output HIGH, and sets the ALERT mask bit 7 in the Configuration register.

Event D: A new conversion result indicates that the temperature is still above the high limit, however the $\overline{\text{ALERT}}$ pin is not activated due to the ALERT mask.

Event E: Master should correct the conditions that caused the $\overline{\text{ALERT}}$ output to be triggered. For instance, the fan is started, setpoint levels are adjusted.

Event F: Master resets the ALERT mask bit 7 in the Configuration register.

7.9.1.3 $\overline{\text{ALERT}}$ output in SMBus ALERT mode

When several slave devices share a common interrupt line, an SMBus alert line is implemented. The SA56004X is designed to accommodate the Alert interrupt detection capability of the SMBus 2.0 Alert Response Address (ARA) protocol, defined in *SMBus specification 2.0*. This procedure is designed to assist the master in resolving which slave device generated the interrupt and in servicing the interrupt while minimizing the time to restore the system to its proper operation. Basically, the SMBus provides Alert response interrupt pointers in order to identify slave devices which have caused the Alert interrupt. When the ARA command is received by all devices on the SMBus, the devices pulling the SMBus alert line LOW send their device addresses to the master; await an acknowledgement and then release the alert line. This requirement to disengage the SMBus alert line prevents locking up the alert line. The SA56004X complies with this ARA disengagement protocol by setting the ALERT mask bit 7 in the Configuration register at address 09h after successfully sending out its address in response to an ARA command and releasing the $\overline{\text{ALERT}}$ output. Once the mask bit is activated, the $\overline{\text{ALERT}}$ output is disabled until enabled by software. In order to enable the $\overline{\text{ALERT}}$ the master must read

the Status register, at address 02h, during the interrupt service routine and then reset the ALERT mask bit 7 in the Configuration register to logic 0 at the end of the interrupt service routine (see Figure 6).

In order for the SA56004X to respond to the ARA command, the bit D0 in the ALERT mode register must be set LOW.

ALERT mask bit 7 and the ALERT mode bit D0 are both LOW for the POR default.




Fig 6. ALERT pin in SMBus Alert mode

The following events summarize the ALERT output interrupt operation in the SMBus Alert mode:

Event A: Master senses the ALERT line being LOW.

Event A to B: Master sends a read command using the common 7-bit Alert Response Address (ARA) of 0001100.

Event A to B: Alerting device(s) return ACK signal and their addresses using the I²C-bus Arbitration (the device with the lowest address value sends its address first. The master can repeat the alert reading process and work up through all the interrupts).

Event B: Upon the successful completion of returning address, the SA56004X resets its ALERT output (to OFF) and sets the ALERT mask bit 7 in its configuration register.

Event C: Master should read the device status register to identify and correct the conditions that caused the Alert interruption. The status register is reset.


Event D: Master resets the ALERT mask bit 7 in the configuration register to enable the device ALERT output interruption.

Remark: The bit assignment of the returned data from the ARA reading is listed in Table 17. If none of the devices on the bus is alerted, then the returned data from ARA reading is FFh (1111 1111).

Event C: The Status register bit 1 (RCRIT) is reset by a read of the Status register (in the interrupt mode).

7.9.3 Fault Queue

To suppress erroneous $\overline{\text{ALERT}}$ or $\overline{\text{T_CRIT}}$ triggering, the SA56004X implements a Fault Queue for both local and remote channel. The Fault Queue insures a temperature measurement is genuinely beyond a HIGH, LOW or T_CRIT setpoint by not triggering until three consecutive out-of-limit measurements have been made. The fault queue defaults OFF upon POR and may be activated by setting bit 0 in the Configuration register (address 09h) to logic 1.



- Event A:** The remote temperature has exceeded the Remote HIGH setpoint.
- Event B:** Three consecutive over limit measurements have been made exceeding the Remote HIGH setpoint; the $\overline{\text{ALERT}}$ output is activated (goes LOW). By now, the remote temp has exceeded the Remote T_CRIT setpoint (RCS).
- Event C:** Three consecutive over limit measurements have been made exceeding RCS; the $\overline{\text{T_CRIT}}$ output is activated (goes LOW).
- Event D:** The remote temperature falls below the RCS - TH setpoint.
- Event E:** The $\overline{\text{ALERT}}$ output is de-activated (goes HIGH) after a below_high_limit temperature measurement is completed.

LOW. Furthermore, if the Remote HIGH Setpoint High Byte (RHS_{HB}) register is set to a value less than +127 °C and the Alert Mask is disabled, then the ALERT output will be pulled LOW. Note that the OPEN bit itself will not trigger an ALERT.

When the D+ pin is shorted to ground or to D-, the Remote Temperature High Byte (RTHB) register is loaded with -128 °C (1000 0000) and the OPEN (bit 2 in the Status register) will not be set. Since operating the SA56004X is beyond its normal limits, this temperature reading represents this shorted fault condition. If the value in the Remote Low Setpoint High Byte (RLS_{HB}) register is more than -128 °C and the Alert Mask is disabled, the ALERT output will be pulled LOW.

7.10 SMBus interface

The device can communicate over a standard two-wire serial interface System Management Bus (SMBus) or compatible I²C-bus using SCLK and SDATA. The device employs four standard SMBus protocols: Write Byte, Read Byte, Receive Byte, and Send Byte. Data formats of four protocols are shown in [Figure 9](#). The following key points of protocol are important:

- The SMBus master initiates data transfer by establishing a START condition (S) and terminates data transfer by generating a STOP condition (P).
- Data is sent over the serial bus in sequences of 9 clock pulses according to each 8-bit data byte followed by 1-bit status of device acknowledgement (A).
- The 7-bit slave address is equivalent to factory-programmed address of the device.
- The command byte is equivalent to the address of the selected device register.
- The Receive Byte format is used for quicker transfer data from a device reading register that was previously selected.

9. Limiting values

Table 19. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

All voltages are referenced to GND.

Symbol	Parameter	Conditions	Min	Max	Unit
V _{DD}	supply voltage		-0.3	+6	V
	voltage at SDATA, SCLK, $\overline{\text{ALERT}}$, $\overline{\text{T_CRIT}}$		-0.3	+6	V
V _{D+}	voltage at positive diode input		-0.3	V _{DD} + 0.3	V
V _{D-}	voltage at negative diode input		-0.3	+0.8	V
I _{sink}	sink current	SDATA, SCLK, $\overline{\text{ALERT}}$, $\overline{\text{T_CRIT}}$	-1	+50	mA
I _{D+}	D+ input current		-1	+1	mA
V _{ESD}	electrostatic discharge voltage	Human Body Model	[1] -	2000	V
T _{j(max)}	maximum junction temperature		-	+150	°C
T _{stg}	storage temperature		-65	+165	°C

[1] The D+ and D- pins are 1000 V HBM due to the higher sensitivity of the analog pins that introduces a limitation to the circuit protection structure.

Table 21. SMBus interface characteristics

$V_{DD} = 3.0\text{ V to }3.6\text{ V}$; $T_{amb} = -40\text{ °C to }+125\text{ °C}$; unless otherwise specified.

These specifications are guaranteed by design and not tested in production.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{IH}	HIGH-level input voltage	SCLK, SDATA; $V_{DD} = 2.7\text{ V to }5.5\text{ V}$	2.2	-	-	V
V_{IL}	LOW-level input voltage	SCLK, SDATA; $V_{DD} = 2.7\text{ V to }5.5\text{ V}$	-	-	0.8	V
I_{OL}	LOW-level output current	ALERT, $\overline{T_CRIT}$; $V_{OL} = 0.4\text{ V}$	1.0	-	-	mA
		SDATA; $V_{OL} = 0.6\text{ V}$	6.0	-	-	mA
I_{OH}	HIGH-level output current		-	-	1.0	μ A
I_{IL}	LOW-level input current		-1.0	-	-	μ A
I_{IH}	HIGH-level input current		-	-	1.0	μ A
C_i	input capacitance	SCLK, SDATA	-	5	-	pF

SMBus digital switching characteristics^[1]

f_{SCLK}	SCLK operating frequency		-	-	400	kHz
t_{LOW}	SCLK LOW time	10 % to 10 %	600	5000	-	ns
t_{HIGH}	SCLK HIGH time	90 % to 90 %	600	5000	-	ns
t_{BUF}	SMBus free time ^[2]		600	-	-	ns
$t_{HD;STA}$	hold time of START condition ^[3]	10 % of SDATA to 90 % of SCLK	600	-	-	ns
$t_{HD;DAT}$	hold time of data ^[4]		0	300	-	ns
$t_{SU;DAT}$	set-up time of data in ^[5]		250	-	-	ns
$t_{SU;STA}$	set-up time of repeat START condition ^[6]	90 % to 90 %	250	-	-	ns
$t_{SU;STO}$	set-up time of STOP condition ^[7]	90 % of SCLK to 90 % of SDATA	250	-	-	ns
t_r	rise time	SCLK and SDATA	-	-	1	μ s
t_f	fall time	SCLK and SDATA	-	-	300	ns
t_{of}	output fall time	$C_L = 400\text{ pF}$; $I_O = 3\text{ mA}$	-	-	250	ns
$t_{to}(SMBus)$	SMBus time-out time ^[8]		25	-	35	ms

[1] The switching characteristics of the SA56004X fully meet or exceed all parameters specified in *SMBus version 2.0*. The following parameters specify the timing between the SCLK and SDATA signals in the SA56004X. They adhere to, but are not necessarily specified as the SMBus specifications.

[2] Delay from SDATA STOP to SDATA START.

[3] Delay from SDATA START to first SCLK HIGH-to-LOW transition.

[4] Delay from SCLK HIGH-to-LOW transition to SDATA edges.

[5] Delay from SDATA edges to SCLK LOW-to-HIGH transition.

[6] Delay from SCLK LOW-to-HIGH transition to restart SDATA.

[7] Delay from SCLK HIGH-to-LOW transition to SDATA STOP condition.

[8] LOW period for reset of SMBus.




Fig 12. Timing measurements




Fig 17. Typical $\overline{\text{CRIT}}$ I_{OL} versus temperature and V_{DD} ($V_{OL} = 0.4 \text{ V}$)




Fig 18. Typical $\overline{\text{ALERT}}$ I_{OL} versus temperature and V_{DD} ($V_{OL} = 0.4 \text{ V}$)




Fig 19. Typical undervoltage lockout threshold voltage versus temperature and V_{DD}




Fig 20. Typical power-on reset threshold voltage versus temperature

TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm

SOT505-1








Fig 22. Package outline SOT505-1 (TSSOP8)



For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description”.


14. Soldering: PCB footprints





Footprint information for reflow soldering of HVSON8 package

SOT782-1



- solder land
- solder paste deposit
- solder land plus solder paste
- occupied area

DIMENSIONS in mm

P	Ay	By	C	D	SLx	SLy	SPx	SPy	Gx	Gy	Hy	nSPx	nSPy
0.65	3.25	2.2	0.525	0.3	2.45	1.65	1.1	0.65	3.25	3.25	3.5	1	1
Issue date	12-02-09												39 of 43
	12-02-28												sa56004x

Fig 28. PCB footprint for SOT782-1 (HVSON8); reflow soldering

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's

own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP B.V.

18. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

- ⊖ [View SA56004BD,112 on WIN SOURCE](#)
- ⊖ [NXP / Nexperia Information](#)

Optimize Your Supply Chain with WIN SOURCE Solutions

- ✓ Global Sourcing Solution
- ✓ Obsolete Management
- ✓ Cost Control Management
- ✓ Shortage Management
- ✓ Alternative Solution
- ✓ Excess Inventory Management