



**THE DATASHEET OF  
MD2148H/BVA**



INCH-POUND

MIL-M-38510/238B  
16 December 2003  
SUPERSEDING  
MIL-M-38510/238A  
9 March 1981

## MILITARY SPECIFICATION

### MICROCIRCUITS, DIGITAL, MOS, 4096 BIT STATIC RANDOM ACCESS MEMORY (RAM), MONOLITHIC SILICON

Inactive for new design after 24 July 1995.

This specification is approved for use by all Departments  
and Agencies of the Department of Defense.

The requirements for acquiring the product herein shall consist of this specification sheet and MIL-PRF 38535

#### 1. SCOPE

1.1 Scope. This specification covers the detail requirements for monolithic silicon, N-channel static MOS, 4096 bit random access memories. Two product assurance classes and a choice of case outlines/lead finish are provided for each type and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, (see 6.3).

1.2 Part or Identifying Number (PIN). The PIN should be in accordance with MIL-PRF-38535, and as specified herein.

1.2.1 Device types. The device types should be as follows:

<u>Device type</u>	<u>Circuit</u>	<u>Address access time</u>
01 ( $T_C = -55^\circ\text{C}$ "instant-on" to $+125^\circ$ ) <u>1/</u>	4096 words/1-bit	$t_{AA} = 85 \text{ ns}$
02 ( $T_C = -55^\circ\text{C}$ "instant-on" to $+125^\circ$ ) <u>1/</u>	1024 words/4-bit	$t_{AA} = 450 \text{ ns}$
03 ( $T_C = -55^\circ\text{C}$ "instant-on" to $+125^\circ$ ) <u>1/</u>	4096 words/1-bit	$t_{AA} = 70 \text{ ns}$
04 ( $T_C = -55^\circ\text{C}$ "instant-on" to $+125^\circ$ ) <u>1/</u>	1024 words/4-bit	$t_{AA} = 250 \text{ ns}$
05 ( $T_C = -55^\circ\text{C}$ "instant-on" to $+125^\circ$ ) <u>1/</u>	4096 words/1-bit	$t_{AA} = 55 \text{ ns}$
06 ( $T_C = -55^\circ\text{C}$ "instant-on" to $+125^\circ$ ) <u>1/</u>	1024 words/4-bit	$t_{AA} = 70 \text{ ns}$
07 ( $T_C = -55^\circ\text{C}$ "instant-on" to $+125^\circ$ ) <u>1/</u>	4096 words/1-bit	$t_{AA} = 45 \text{ ns}$

1.2.2 Device class. The device class should be the product assurance level as defined in MIL-PRF-38535.

1/  $T_C = T_A$  at test time equals zero. "Instant-on" is defined as all functional characteristics guaranteed at all temperatures 50 ms after power is applied.

Comments, suggestions, or questions on this document should be addressed to: Commander, Defense Supply Center Columbus, ATTN: DSCC-VAS, 3990 East Broad St., Columbus, OH 43216-5000, or emailed to bipolar@dsc.dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at [www.dodssp.daps.mil](http://www.dodssp.daps.mil).

1.2.3 Case outlines. The case outlines should be as designated in MIL-STD-1835 and as follows:

<u>Outline letter</u>	<u>Descriptive designator</u>	<u>Terminals</u>	<u>Package style</u>
V	GDIP1-T18 or CDIP2-T18	18	Dual-in-line

1.3 Absolute maximum ratings.

Voltage on any pin with respect to ground (01, 02) .....	-1.5 V to +7.0 V dc <u>2/</u>
Voltage on any pin with respect to ground (03, 04, 05, 06, 07) .....	-3.5 to +7.0 V dc
Storage temperature range .....	-65° to 150°C
Power dissipation:	
Device type 01, 03, 05, 06, 07 .....	1.2 W
Device type 02, 04 .....	1.0 W
Lead temperature (soldering, 5 seconds) .....	270°C
Maximum junction temperature .....	T <sub>J</sub> = 150°C <u>3/</u>
Thermal resistance, junction to case (θ <sub>JC</sub> ): .....	25°C/W
Maximum DC output current:	
Device types 01, 03, 05, 06, 07 .....	20 mA
Device types 02, 04 .....	5 mA

1.4 Recommended operating conditions. 2/

<u>Device types 01, 02, 03, 04, 05, 06, and 07</u>	<u>Min</u>	<u>Max</u>	<u>Units</u>
Supply voltages:			
V <sub>CC</sub> .....	4.5	5.5	Vdc
V <sub>SS</sub> .....	0		Vdc
High-level input voltage .....	2.0	V <sub>CC</sub>	Vdc
Low-level input voltage .....	-1.0	+0.8	Vdc
Case temperature .....	-55°	+125°	C
<u>Device type 01</u>			
Read cycle time (t <sub>RC</sub> ) .....	85		ns
Address access time (t <sub>AA</sub> ) .....		85	ns
CS access time (t <sub>ACS1</sub> ) <u>4/</u> .....		85	ns
Chip select access time (t <sub>ACS2</sub> ) <u>5/</u> .....		100	ns
Output hold time from address change (t <sub>OH</sub> ) .....	5		ns

2/ Under absolute maximum ratings, the voltage values are with respect to the most negative supply voltage, V<sub>SS</sub>. Throughout the remainder of this specification, the voltage values are with respect to V<sub>SS</sub>.

3/ Maximum junction temperature (T<sub>J</sub>) may be increased to 175°C during the burn-in and steady state life test.

4/ Chip deselected for greater than 55 ns prior to selection.

5/ Chip deselected for a finite time that is less than 55 ns prior to selection.

## 1.4 Recommended operating conditions – Continued.

<u>Device types 01 - Continued</u>	<u>Min</u>	<u>Max</u>	<u>Units</u>
Chip select to output in low-Z ( $t_{LZ}$ ) <u>6/ 7/</u> .....	10		ns
Chip deselect to output in high-Z ( $t_{HZ}$ ) <u>6/ 7/</u> .....	0	40	ns
Chip select to power-up time ( $t_{PU}$ ).....	0		ns
Chip select to power-down time ( $t_{PD}$ ).....		30	ns
Write cycle time ( $t_{WC}$ ).....	85		ns
Pulse width, chip select to end of write ( $t_{CW}$ ).....	70		ns
Address valid to end of write ( $t_{AW}$ ).....	70		ns
Pulse width, write ( $t_{WP}$ ).....	55		ns
Data valid to end of write ( $t_{DW}$ ).....	35		ns
Address set-up time ( $t_{AS}$ ).....	0		ns
Write recovery time ( $t_{WR}$ ).....	15		ns
Data on hold ( $t_{DH}$ ).....	10		ns
Write enabled to output in high-Z ( $t_{WZ}$ ) <u>7/</u> .....	0	65	ns
Output active from end of write ( $t_{OW}$ ) <u>7/</u> .....	0		ns
<u>Device type 02</u>			
Read cycle time ( $t_{RC}$ ).....	450		ns
Address access time ( $t_{AA}$ ).....		450	ns
Chip select access time ( $t_{ACS}$ ).....		120	ns
Output hold time from address change ( $t_{OH}$ ).....	50		ns
Chip select to output in low-Z ( $t_{LZ}$ ) <u>6/ 7/</u> .....	20		ns
Chip deselect to output in high-Z ( $t_{HZ}$ ) <u>6/ 7/</u> .....	0	100	ns
Write cycle time ( $t_{WC}$ ).....	450		ns
Pulse width, write ( $t_{WP}$ ).....	200		ns
Data valid to end of write ( $t_{DW}$ ).....	200		ns
Write recovery time ( $t_{WR}$ ).....	0		ns
Data on hold time ( $t_{DH}$ ).....	0		ns
Write enabled to output in high-Z ( $t_{WZ}$ ) <u>7/</u> .....	0	100	ns
<u>Device type 03</u>			
Read cycle time ( $t_{RC}$ ).....	70		ns
Address access time ( $t_{AA}$ ).....		70	ns
Chip select access time ( $t_{ACS1}$ ) <u>8/</u> .....		70	ns
Chip select access time ( $t_{ACS2}$ ) <u>5/</u> .....		80	ns
Output hold time form address change ( $t_{OH}$ ).....	5		ns
Chip select to output in low-Z ( $t_{LZ}$ ) <u>6/ 7/</u> .....	10		ns
Chip deselect to output in high-Z ( $t_{HZ}$ ) <u>6/ 7/</u> .....	0	40	ns
Chip select to power-up time ( $t_{PU}$ ).....	0		ns
Chip select to power-down time ( $t_{PD}$ ).....		30	ns
Write cycle time ( $t_{WC}$ ).....	70		ns
Pulse width, chip select to end of write ( $t_{CW}$ ).....	55		ns
Address valid to end of write ( $t_{AW}$ ).....	55		ns
Pulse width, write ( $t_{WP}$ ).....	40		ns

6/ At any given temperature and voltage condition,  $t_{HZ}$  maximum is less than  $t_{LZ}$  minimum both for a given device and from device to device.

7/ Transition is measured  $\pm 500$  mV from steady state voltage with specified loading.

8/ Chip selected for greater than 55 ns prior to selection.

## 1.4 Recommended operating conditions – Continued.

<u>Device types 03 - Continued</u>	<u>Min</u>	<u>Max</u>	<u>Units</u>
Data valid to end of write ( $t_{DW}$ ) .....	30		ns
Address set-up time ( $t_{AS}$ ).....	0		ns
Write recovery time ( $t_{WR}$ ).....	15		ns
Data on hold time ( $t_{DH}$ ).....	10		ns
Write enabled to output in high-Z ( $t_{WZ}$ ) <u>7/</u> .....	0	35	ns
Output active from end of write ( $t_{OW}$ ) <u>7/</u> .....	0		ns
<u>Device type 04</u>			
Read cycle time ( $t_{RC}$ ).....	250		ns
Address access time ( $t_{AA}$ ).....		250	ns
Chip select access time ( $t_{ACS}$ ) .....		85	ns
Output hold time from address change ( $t_{OH}$ ) .....	15		ns
Chip select to output in low-Z ( $t_{LZ}$ ) <u>6/ 7/</u> .....	10		ns
Chip deselect to output in high-Z ( $t_{HZ}$ ) <u>6/ 7/</u> .....	0	60	ns
Write cycle time ( $t_{WC}$ ) .....	250		ns
Pulse width, write ( $t_{WP}$ ) .....	135		ns
Data valid to end of write ( $t_{DW}$ ) .....	135		ns
Write recovery time ( $t_{WR}$ ).....	0		ns
Data on hold time ( $t_{DH}$ ).....	0		ns
Write enabled to output in high-Z ( $t_{WZ}$ ) <u>7/</u> .....	0	60	ns
<u>Device type 05</u>			
Read cycle time ( $t_{RC}$ ).....	55		ns
Address access time ( $t_{AA}$ ).....		55	ns
Chip select access time ( $t_{ACS1}$ ) <u>8/</u> .....		55	ns
Chip select access time ( $t_{ACS2}$ ) <u>5/</u> .....		65	ns
Output hold time from address change ( $t_{OH}$ ) .....	5		ns
Chip select to output in low-Z ( $t_{LZ}$ ) <u>6/ 7/</u> .....	10		ns
Chip deselect to output in high-Z ( $t_{HZ}$ ) <u>6/ 7/</u> .....	0	30	ns
Chip select to power-up time ( $t_{PU}$ ).....	0		ns
Chip select to power-down time ( $t_{PD}$ ).....		20	ns
Write cycle time ( $t_{WC}$ ).....	55		ns
Pulse width, chip select to end of write ( $t_{CW}$ ) .....	45		ns
Address valid to end of write ( $t_{AW}$ ) .....	45		ns
Pulse width, write ( $t_{WP}$ ) .....	25		ns
Data valid to end of write ( $t_{DW}$ ) .....	25		ns
Address set-up time ( $t_{AS}$ ).....	0		ns
Write recovery time ( $t_{WR}$ ).....	10		ns
Data on hold time ( $t_{DH}$ ) .....	10		ns
Write enabled to output in high-Z ( $t_{WZ}$ ) <u>7/</u> .....	0	25	ns
Output active from end of write ( $t_{OW}$ ) <u>7/</u> .....	0		ns
<u>Device type 06</u>			
Read cycle time ( $t_{RC}$ ).....	70		ns
Address access time ( $t_{AA}$ ).....		70	ns
Chip select access time ( $t_{ACS1}$ ) <u>8/</u> .....		70	ns
Chip select access time ( $t_{ACS2}$ ) <u>5/</u> .....		80	ns
Output hold time form address change ( $t_{OH}$ ) .....	5		ns
Chip select to output in low-Z ( $t_{LZ}$ ) <u>6/ 7/</u> .....	20		ns
Chip deselect to output in high-Z ( $t_{HZ}$ ) <u>6/ 7/</u> .....	0	20	ns

1.4 Recommended operating conditions – Continued.

<u>Device types 06</u> - Continued	<u>Min</u>	<u>Max</u>	<u>Units</u>
Chip select to power-up time ( $t_{PU}$ ) .....	0		ns
Chip select to power-down time ( $t_{PD}$ ) .....		30	ns
Write cycle time ( $t_{WC}$ ).....	70		ns
Pulse width, chip select to end of write ( $t_{CW}$ ).....	65		ns
Address valid to end of write ( $t_{AW}$ ).....	65		ns
Address set-up time ( $t_{AS}$ ).....	0		ns
Pulse width, write ( $t_{WP}$ ) .....	50		ns
Write recovery time ( $t_{WR}$ ).....	5		ns
Data valid to end of write ( $t_{DW}$ ) .....	25		ns
Data on hold time ( $t_{DH}$ ) .....	0		ns
Write enabled to output in high-Z ( $t_{WZ}$ ) $\overline{1}$ /.....	0	25	ns
Output active from end of write ( $t_{OW}$ ) $\overline{1}$ /.....	0		ns
<u>Device type 07</u>			
Read cycle time ( $t_{RC}$ ).....	45		ns
Address access time ( $t_{AA}$ ).....		45	ns
Chip select access time ( $t_{ACS1}$ ) $\overline{8}$ /.....		45	ns
Chip select access time ( $t_{ACS2}$ ) $\overline{5}$ /.....		55	ns
Output hold time from address change ( $t_{OH}$ ) .....	5		ns
Chip select to output in low-Z ( $t_{LZ}$ ) $\overline{6}$ / $\overline{7}$ /.....	10		ns
Chip deselect to output in high-Z ( $t_{HZ}$ ) $\overline{6}$ / $\overline{7}$ /.....	0	30	ns
Chip select to power-up time ( $t_{PU}$ ).....	0		ns
Chip select to power-down time ( $t_{PD}$ ).....		20	ns
Write cycle time ( $t_{WC}$ ) .....	45		ns
Pulse width, chip select to end of write ( $t_{CW}$ ) .....	45		ns
Address valid to end of write ( $t_{AW}$ ).....	45		ns
Pulse width, write ( $t_{WP}$ ) .....	30		ns
Data valid to end of write ( $t_{DW}$ ) .....	30		ns
Address set-up time ( $t_{AS}$ ).....	0		ns
Write recovery time ( $t_{WR}$ ).....	10		ns
Data on hold time ( $t_{DH}$ ) .....	10		ns
Write enabled to output in high-Z ( $t_{WZ}$ ) $\overline{1}$ /.....	0	25	ns
Output active from end of write ( $t_{OW}$ ) $\overline{1}$ /.....	0		ns

## 2. APPLICABLE DOCUMENTS

2.1 General. The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3, 4, or 5 of this specification, whether or not they are listed.

2.2 Government documents.

2.2.1 Specifications and Standards. The following specifications and standards form a part of this specification to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-38535 - Integrated Circuits (Microcircuits) Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard for Microelectronics.  
MIL-STD-1835 - Interface Standard Electronic Component Case Outlines

(Copies of these documents are available online at <http://assist.daps.dla.mil;quicksearch/> or [www.dodssp.daps.mil](http://www.dodssp.daps.mil) or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.3 Order of precedence. In the event of a conflict between the text of this specification and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 Qualification. Microcircuits furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4.3 and 6.4).

3.2 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. This drawing has been modified to allow the manufacturer to use the alternate die/fabrication requirements of paragraph A.3.2.2 of MIL-PRF-38535 or other alternative approved by the qualifying activity.

3.3 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein.

3.3.1 Terminal connections and logic diagrams. The terminal connections and logic diagrams shall be as specified on figure 1 and 2.

3.3.2 Truth tables. The truth tables and logic equations shall be as specified on figure 3.

3.3.4 Schematic circuits. The schematic circuits shall be maintained by the manufacturer and made available to the qualifying activity and the preparing activity (DSCC-VAS) upon request.

3.3.5 Case outlines. The case outlines shall be as specified in 1.2.3.

3.4 Lead material and finish. The lead material and finish shall be in accordance with MIL-PRF-38535 (see 6.6).

3.5 Electrical performance characteristics. The electrical performance characteristics are as specified in table I, and apply over the full recommended case operating temperature range, unless otherwise specified.

3.6 Electrical test requirements. The electrical test requirements for each device class shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table III.

3.7 Marking. Marking shall be in accordance with MIL-PRF-38535.

3.7.1 Certification/compliance mark. For product built in accordance with A.3.2.2 of MIL-PRF-38535, or as modified in the manufacturer's QM plan, the "QD" certification mark shall be used in place of the "Q" or "QML" certification mark.

3.8 Microcircuit group assignment. The devices covered by this specification shall be in microcircuit group number 46 (see MIL-PRF-38535, appendix A).

#### 4. VERIFICATION

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit, or function as described herein.

4.2 Screening. Screening shall be in accordance with MIL-PRF-38535 and shall be conducted on all devices prior to qualification and quality conformance inspection. The following additional criteria shall apply:

- a. The burn-in test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II, except interim electrical parameters test prior to burn-in is optional at the discretion of the manufacturer.
- c. Additional screening for space level product shall be as specified in MIL-PRF-38535, appendix B.

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions -55°C ≤ T <sub>C</sub> ≤ +125°C unless otherwise specified	Device types	Limits		Unit
				Min	Max	
Low-level input leakage current (all input pins)	I <sub>IL</sub>	V <sub>CC</sub> = 5.5 V V <sub>IN</sub> = Gnd	All		10	μA
High-level input leakage current (all input pins)	I <sub>IH</sub>	V <sub>CC</sub> = 5.5 V V <sub>IN</sub> = 5.5 V	All		10	μA
Output leakage current	I <sub>LO</sub>	$\overline{CS}$ = V <sub>IH</sub> , V <sub>CC</sub> = 5.5 V V <sub>OUT</sub> = Gnd to 4.5 V	All		50	μA
Power supply current	I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V $\overline{CS}$ = V <sub>IL</sub> , outputs open	01		160	mA
			02		100	mA
			03		180	mA
			04		70	mA
			05, 06, 07		180	mA
Standby current	I <sub>SB</sub>	V <sub>CC</sub> = 4.5 V to 5.5 V $\overline{CS}$ = V <sub>IH</sub>	01, 03, 05, 07, 06		30	mA
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2.1 mA	02, 04		0.4	V
		I <sub>OL</sub> = 8.0 mA	01, 03, 05, 06, 07		0.4	V
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1.0 mA	02, 04	2.4		V
		I <sub>OH</sub> = -4.0 mA	01, 03, 05, 06, 07	2.4		V
Output Short circuit Current <u>3/ 4/</u>	I <sub>OS</sub>	V <sub>CC</sub> = 5.5 V V <sub>OUT</sub> = Gnd	All		300	mA
Input capacitance <u>4/</u>	C <sub>IN</sub>	V <sub>IN</sub> = 0 V, f = 1 MHz T <sub>C</sub> = 25°C	All		5	pF
Peak power on <u>4/</u>	I <sub>PO</sub>	V <sub>CC</sub> = 4.5 V, $\overline{CS}$ = 2.4 V	01, 03, 05, 07		70	mA
			06		50	mA
Read cycle time <u>2/</u>	t <sub>RC</sub>	See table III	01	85		ns
			02	450		ns
			03	70		ns
			04	250		ns
			05	55		ns
			06	70		ns
			07	45		ns
Address access time	t <sub>AA</sub>		01		85	ns
			02		450	ns
			03		70	ns
			04		250	ns
			05		55	ns
			06		70	ns
			07		45	ns
Chip select access time <u>5/</u>	t <sub>ACS1</sub>		01		85	ns
			02		120	ns
			03		70	ns
			04		85	ns
			05		55	ns
			06		70	ns
			07		45	ns

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C ≤ T <sub>C</sub> ≤ +125°C unless otherwise specified	Device types	Limits		Unit
				Min	Max	
Chip select access time <u>6/</u>	t <sub>ACS2</sub>	See table III	01		100	ns
			03		80	ns
			05		65	ns
			06		80	ns
			07		55	ns
Chip select to output in Low-Z <u>4/</u> <u>7/</u>	t <sub>LZ</sub>		01, 03, 04, 05, 07	10		ns
			02, 06	20		ns
Chip deselect to output in High-Z <u>4/</u> <u>7/</u>	t <sub>HZ</sub>		01, 03	0	40	ns
			02	0	100	ns
			04	0	60	ns
			05, 07	0	30	ns
			06	0	20	ns
Output hold from address change <u>4/</u>	t <sub>OH</sub>		01, 03, 05, 06, 07	5		ns
			02	50		ns
			04	15		ns
Chip select to power up time <u>4/</u>	t <sub>PU</sub>		01, 03, 05, 06, 07	0		ns
Chip deselect to power down time <u>4/</u>	t <sub>PD</sub>		01, 06		30	ns
			03, 05, 07		20	ns
			01	85		ns
Write cycle time	t <sub>WC</sub>		02	450		ns
			03	70		ns
			04	250		ns
			05	55		ns
			06	70		ns
			07	45		ns
			Chip select to end of write	t <sub>CW</sub>		01
03	55					ns
05, 07	45					ns
06	65					ns
Address valid to end of write	t <sub>AW</sub>		01	70		ns
			03	55		ns
			05, 07	45		ns
			06	65		ns
Address setup time	t <sub>AS</sub>		01, 03, 05, 06, 07	0		ns
Write pulse width	t <sub>WP</sub>		01	55		ns
			02	200		ns
			03	40		ns
			04	135		ns
			05	25		ns
			06	50		ns
			07	25		ns

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C ≤ T <sub>C</sub> ≤ +125°C unless otherwise specified	Device types	Limits		Unit
				Min	Max	
Write recovery time	t <sub>WR</sub>	See table III	01, 03	15		ns
			02, 04	0		ns
			05, 07	10		ns
			06	5		ns
Data valid to end of write	t <sub>DW</sub>		01	35		ns
			02	200		ns
			03	30		ns
			04	135		ns
			05, 06	25		ns
			07	25		ns
			Data hold time	t <sub>DH</sub>		01, 03 05, 07
02, 04, 06	0					ns
Write enabled to output in High-Z <u>4/ 7/</u>	t <sub>WZ</sub>		01	0	65	ns
			02	0	100	ns
			03	0	35	ns
			04	0	60	ns
			05, 06, 07	0	25	ns
Output active from end of write <u>4/ 7/</u>	t <sub>OW</sub>		01, 03, 05, 06, 07	0		ns

1/ Output levels are tested in static state and are specified over voltage range of V<sub>CC</sub>.

2/ Unless otherwise specified, the dynamic load shall be in accordance with figure 4 (load A).

3/ Duration not exceed 1 second.

4/ Not tested.

5/ Complete terminal conditions are as specified in table III.

6/ Chip deselected for a finite time that is less than 55 ns prior to selection. (If the deselect time is 0 ns, the chip is by definition selected and access occurs according to read cycle no 1.)

7/ Transition is measured ±500 mV from steady state voltage using figure 4 (load B).

TABLE II. Electrical test requirements.

MIL-PRF-38535 test requirements	Subgroups (see table III)	
	Class S devices	Class B devices
Interim electrical parameters	2, 8*	NA
Final electrical test parameters	1**, 2, 3, 7**, 8	1**, 2, 3, 7**, 8
Group A test requirements	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8,
Group B test when using the method 5005 QCI option	1, 2, 3, 7, 8 9, 10, 11	N/A
Group C end-point electrical parameters	1, 2, 3, 7, 8 9, 10, 11	1, 7
Group D end-point electrical parameters	1, 2, 3, 7, 8	1, 7

\*Maximum Temperature only

\*\*PDA applies to subgroups 1 and 7.

4.3 Qualification inspection. Qualification inspection shall be in accordance with MIL-PRF-38535 .

4.4 Technology Conformance inspection (TCI). Technology conformance inspection shall be in accordance with MIL-PRF-38535 and herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection. Group A inspection shall be in accordance with table III of MIL-PRF-38535 and as follows:

- a. Tests shall be as specified in table II herein.
- b. Subgroups 4, 5, and 6 shall be omitted.

4.4.2 Group B inspection. Group B inspection shall be in accordance with table II MIL-PRF-38535.

4.4.3 Group C inspection. Group C inspection shall be in accordance with table IV of MIL-PRF-38535 and as follows:

- a. End-point electrical parameters shall be as specified in table II herein.
- b. The steady-state life test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

4.4.4 Group D inspection. Group D inspection shall be in accordance with table V of MIL-PRF-38535. End-point electrical parameters shall be as specified in table II herein.

4.5 Methods of inspection. Methods of inspection shall be specified as follows:


4.5.1 Voltage and current. All voltages given are referenced to the microcircuit ground terminal. Currents given are conventional and positive when flowing into the referenced terminal.

## MIL-M-38510/238B


Pin number	Device types 01, 03, 05 and 07	Device types 02, 04 and 06
	Case V	Case V
1	A <sub>0</sub>	A <sub>6</sub>
2	A <sub>1</sub>	A <sub>5</sub>
3	A <sub>2</sub>	A <sub>4</sub>
4	A <sub>3</sub>	A <sub>3</sub>
5	A <sub>4</sub>	A <sub>0</sub>
6	A <sub>5</sub>	A <sub>1</sub>
7	D <sub>OUT</sub>	A <sub>2</sub>
8	$\overline{WE}$	$\overline{CS}$
9	V <sub>SS</sub>	V <sub>SS</sub>
10	$\overline{CS}$	$\overline{WE}$
11	D <sub>IN</sub>	1/O <sub>4</sub>
12	A <sub>11</sub>	1/O <sub>3</sub>
13	A <sub>10</sub>	1/O <sub>2</sub>
14	A <sub>9</sub>	1/O <sub>1</sub>
15	A <sub>8</sub>	A <sub>9</sub>
16	A <sub>7</sub>	A <sub>8</sub>
17	A <sub>6</sub>	A <sub>7</sub>
18	V <sub>CC</sub>	V <sub>CC</sub>

FIGURE 1. Terminal connections.

DEVICE TYPES 01,03,05 AND 07



DEVICE TYPES 02,04 AND 06



NOTE: Address numbering may vary between vendors.


FIGURE 2. Block diagrams.

Device types 01, 02, 03, 04, 05, 06, and 07

$\overline{\text{CS}}$	$\overline{\text{WE}}$	Mode	01, 03, 05, 07	01, 03, 05, 06, 07	02, 04, 06
			Output	Power	I/O
H	X	Not selected	High Z	Stand by	High Z
L	L	Write	High Z	Active	D <sub>IN</sub>
L	H	Read	D <sub>OUT</sub>	Active	D <sub>OUT</sub>

H = High voltage level.  
 L = Low voltage level.  
 X = Don't care (high or low).

FIGURE 3. Truth table.


DEVICE TYPES 01, 03, 05, 06 AND 07

## NOTES:

1.  $V_{CC}$  is defined in table III.
2. Load A:  $R_1 = 480\Omega \pm 5\%$ ;  $R_2 = 255\Omega \pm 5\%$ ; and  $C_L = 30$  pF (including probe and jig capacitance).
3. Load B;  $R_1 = 480\Omega \pm 5\%$ ;  $R_2 = 255\Omega \pm 5\%$ ; and  $C_L = 5$  pF (including probe and jig capacitance).

FIGURE 4. Dynamic load for switching tests.


DEVICE TYPE 02 AND 04



NOTES:

1.  $V_{CC}$  is defined in table III.
2.  $C_L = 100$  pF total, including probe and jig capacitance.
3.  $R_1 = 1.8$  k $\Omega$   $\pm 5\%$ ,  $R_2 = 1$  k $\Omega$   $\pm 5\%$ .

FIGURE 4. Dynamic load for switching tests - Continued.




### Waveforms

#### NOTES:


1. Chip deselected for greater than 55 ns prior to selection.
2. Chip deselected for a finite time that is less than 55 ns prior to selection. (If the deselect time is 0 ns the chip is by definition selected and access occurs according to read cycle no. 1.)
3.  $\overline{WE}$  is high for read cycles.
4. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
5. Addresses valid prior to or coincident with  $\overline{CS}$  transition low.
6. See table I for limits and complete terminal conditions.
7. Input and output timing reference levels are 1.5 volts with input pulse levels of ground to 3.0 volts.
8.  $t_{LZ}$  and  $t_{HZ}$  are measured at  $\pm 500$  mV from steady state with 5 pF load.

FIGURE 5. Read cycle waveforms and test conditions for device types 01, 03, 05, 06, and 07.

WaveformsNOTES:

1.  $\overline{WE}$  is high for a read cycle.
2. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transitions, the output buffers remain in a high impedance state.
3.  $\overline{WE}$  must be high during all address transitions.
4. Rise and fall times of input pulses  $\leq 10$  ns.
5. Input and output timing reference levels are 1.5 volts with input pulse levels of ground to 3.0 volts.
6.  $t_{hz}$  and  $t_{LZ}$  are measured at  $\pm 500$  mV from steady state with 5 pF load.

FIGURE 5. Read cycle waveforms and test conditions for device types 02 and 04 – Continued.



Waveforms

NOTES:

1. See table 1 for limits and complete terminal conditions.
2. Input and output timing reference levels are 1.5 volts with input pulse levels of ground to 3.0 volts.
3.  $t_{ow}$  and  $t_{wz}$  are measured at  $\pm 500$  mV from steady state with 6 pF load.

FIGURE 6. Write cycle waveforms and test conditions for device types 01, 02, 03, 04, 05, 06, and 07.









TABLE III. Group A inspection for device type 02 and 04.  
Terminal conditions (pins not designated may be high  $\geq 2.0$  V, or low  $\leq 0.8$  V, or open).

Subgroup	Symbol	MIL-STD-883 method	Case V	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	Algorithms		
				A <sub>5</sub>	A <sub>5</sub>	GND <sup>A</sup>	GND <sup>A</sup>	GND <sup>A</sup>	GND <sup>A</sup>	GND <sup>A</sup>	GND <sup>A</sup>	GND <sup>A</sup>	A <sub>2</sub>	$\overline{\text{CS}}$	V <sub>SS</sub>	WE	I/O <sub>4</sub>	I/O <sub>3</sub>	I/O <sub>2</sub>	I/O <sub>1</sub>	GND <sup>A</sup>		GND <sup>A</sup>	GND <sup>A</sup>
1 Tc = 25°C	V <sub>OH</sub>	3006	1	GND	GND <sup>A</sup>	GND <sup>A</sup>	GND <sup>A</sup>	GND <sup>A</sup>	GND	A <sub>2</sub>	$\overline{\text{CS}}$	V <sub>SS</sub>	WE	I/O <sub>4</sub>	I/O <sub>3</sub>	I/O <sub>2</sub>	I/O <sub>1</sub>	GND <sup>A</sup>	GND <sup>A</sup>	GND <sup>A</sup>	4.5 V			
	"	"	2	"	"	"	"	"	"	"	"	"	"	"	-1.0 mA	-1.0 mA	"	"	"	"	"	"	"	
	"	"	3	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
	"	"	4	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
	"	V <sub>OL</sub>	3007	5	"	"	"	"	"	"	"	"	"	"	2.1 mA	2.1 mA	"	"	"	"	"	"	"	"
	"	"	"	6	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	"	"	"	7	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	"	"	"	8	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	"	I <sub>IH</sub>	3010	9	5.5 V	"	"	"	"	"	"	"	"	"	GND	GND	GND	2.1 mA	"	"	"	"	"	"
	"	"	"	10	GND	5.5 V	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	"	"	"	11	"	GND	5.5 V	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	"	"	"	12	"	"	GND	5.5 V	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	"	"	"	13	"	"	"	GND	5.5 V	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	"	"	"	14	"	"	"	"	GND	5.5 V	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	"	"	"	15	"	"	"	"	GND	5.5 V	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	"	"	"	16	"	"	"	"	"	"	5.5 V	"	"	"	"	"	"	"	"	"	"	"	"	"
	"	"	"	17	"	"	"	"	"	"	"	GND	"	5.5 V	"	"	"	"	"	"	"	"	"	"
	"	"	"	18	"	"	"	"	"	"	"	"	"	GND	5.5 V	"	"	"	"	"	"	"	"	"
	"	"	"	19	"	"	"	"	"	"	"	"	"	"	GND	5.5 V	"	"	"	"	"	"	"	"
	"	"	"	20	"	"	"	"	"	"	"	"	"	"	"	GND	5.5 V	"	"	"	"	"	"	"
	"	"	"	21	"	"	"	"	"	"	"	"	"	"	"	"	GND	5.5 V	"	"	"	"	"	"
	"	"	"	22	"	"	"	"	"	"	"	"	"	"	"	"	"	GND	5.5 V	"	"	"	"	"
	"	"	"	23	"	"	"	"	"	"	"	"	"	"	"	"	"	"	GND	5.5 V	"	"	"	"
	"	"	"	24	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	GND	5.5 V	"	"	"
	"	I <sub>L</sub>	3009	25	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	GND	5.5 V	"	"
	"	"	"	26	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	GND	"	"
	"	"	"	27	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	"	"	"	28	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
	"	"	"	29	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"

See footnotes at end of device types 02 and 04.

TABLE III. Group A inspection for device type 02 and 04 - Continued.  
Terminal conditions (pins not designated may be high  $\geq 2.0$  V; or low  $\leq 0.8$  V; or open).

Subgroup	Symbol	MIL-STD-883 method	Case V	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	Algorithms	
		Test no.		A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>0</sub>	A <sub>2</sub>	A <sub>1</sub>	CS	V <sub>SS</sub>	WE	I/O <sub>4</sub>	I/O <sub>3</sub>	I/O <sub>2</sub>	I/O <sub>1</sub>						
1				GND	GND <sup>A</sup>	GND <sup>A</sup>	GND <sup>A</sup>	GND <sup>A</sup>	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND <sup>A</sup>	GND <sup>A</sup>	GND <sup>A</sup>	GND <sup>A</sup>	GND <sup>A</sup>	Algorithms 1
T <sub>C</sub> = 25°C	I <sub>IL</sub>	3009	30	GND	GND <sup>A</sup>	GND <sup>A</sup>	GND <sup>A</sup>	GND <sup>A</sup>	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND <sup>A</sup>	GND <sup>A</sup>	GND <sup>A</sup>	GND <sup>A</sup>	GND <sup>A</sup>	cc
"	"	"	31	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	32	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	33	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	34	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	35	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	36	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	37	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	38	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	39	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	40	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	I <sub>01</sub>		42	"	"	"	"	"	"	"	3.0 V	"	"	"	"	"	"	"	"	"	"	"	"
"	"		43	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"		44	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	I <sub>02</sub>	41	45	"	"	"	"	"	"	"	"	"	"	4.5 V	"	"	"	"	"	"	"	"	"
"	"		46	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"		47	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"		48	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	I <sub>CC</sub>	3005	49	"	"	"	"	"	"	"	GND	"	GND	GND	GND	GND	4.5 V	"	"	"	"	"	"
BIT STRESS TEST																							
7	I <sub>VA</sub>	Fig. 5.6	51	4/	4/	4/	4/	4/	4/	4/	4/	"	4/	4/	4/	4/	4/	4/	4/	4/	4/	4/	4.5 V
T <sub>C</sub> = 25°C	"	"	52	4/	4/	4/	4/	4/	4/	4/	4/	"	4/	4/	4/	4/	4/	4/	4/	4/	4/	4/	5.5 V
"	"	"	53	5/	5/	5/	5/	5/	5/	5/	5/	"	5/	5/	5/	5/	5/	5/	5/	5/	5/	5/	4.5 V
"	"	"	54	5/	5/	5/	5/	5/	5/	5/	5/	"	5/	5/	5/	5/	5/	5/	5/	5/	5/	5/	5.5 V
"	"	"	55	6/	6/	6/	6/	6/	6/	6/	6/	"	6/	6/	6/	6/	6/	6/	6/	6/	6/	6/	4.5 V
"	"	"	56	6/	6/	6/	6/	6/	6/	6/	6/	"	6/	6/	6/	6/	6/	6/	6/	6/	6/	6/	5.5 V

See footnotes at end of device types 02 and 04.

TABLE III. Group A inspection for device type 02 and 04 - Continued.  
Terminal conditions (pins not designated may be high > 2.0 V; or low < 0.8 V; or open).

Subgroup	Symbol	MIL-STD-883 method	Case V Test no.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	Algorithms 1	
				A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>0</sub>	1	A <sub>2</sub>	CS	V <sub>SS</sub>	WE	I/O <sub>4</sub>	I/O <sub>3</sub>	I/O <sub>2</sub>	I/O <sub>1</sub>	9	8	7	cc		CKBD and CKBD
7	T <sub>c</sub> = 25°C	t <sub>AA</sub>	57	Z/	Z/A	Z/	Z/A	Z/	Z/	Z/	Z/	Z/	Z/	Z/	Z/	Z/	Z/	Z/	Z/A	Z/A	Z/	Z/	4.5 V
"	"	"	58	Z/	Z/	Z/	Z/	Z/	Z/	Z/	Z/	Z/	Z/	Z/	Z/	Z/	Z/	Z/	Z/	Z/	Z/	Z/	5.5 V
"	"	"	59	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	4.5 V
"	"	"	60	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	5.5 V
"	"	"	61	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	4.5 V
"	"	"	62	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	5.5 V
"	"	"	63	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	4.5 V
"	"	"	64	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	5.5 V
"	"	"	65	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	4.5 V
"	"	"	66	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	5.5 V
8			Same tests, terminal conditions, and limits as subgroup 7, except T <sub>c</sub> = 125°C and -55°C																				
9	T <sub>c</sub> = 25°C	t <sub>AA</sub>	67	11/	11/	11/	11/	11/	11/	11/	11/	GND	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	4.5 V
"	"	t <sub>AA</sub>	68	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	5.5 V
"	"	t <sub>ACST</sub>	69	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	4.5 V
"	"	t <sub>ACST</sub>	70	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	5.5 V
"	"	t <sub>WC</sub>	71	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	4.5 V
"	"	t <sub>WC</sub>	72	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	5.5 V
"	"	t <sub>WP</sub>	73	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	4.5 V
"	"	t <sub>WP</sub>	74	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	5.5 V
"	"	t <sub>WR</sub>	75	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	4.5 V
"	"	t <sub>WR</sub>	76	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	5.5 V
"	"	t <sub>WR</sub>	77	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	4.5 V
"	"	t <sub>WR</sub>	78	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	5.5 V

See footnotes at end of device types 02 and 04.

TABLE III. Group A inspection for device type 02 and 04 - Continued.  
Terminal conditions (pins not designated may be high  $\geq 2.0$  V; or low  $\leq 0.8$  V; or open).

Subgroup	Symbol	MIL-STD-883 method	Case V	Test no.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	Algorithms 1/ GALPAT and GALRESH	
					A <sub>6</sub>	A <sub>5</sub>	4	3	0	1	A <sub>2</sub>	CS	V <sub>SS</sub>	$\overline{WE}$	I/O <sub>4</sub>	I/O <sub>3</sub>	I/O <sub>2</sub>	I/O <sub>1</sub>	9	8	7	CC		
9 T <sub>C</sub> = 25°C	t <sub>bH</sub>	Fig. 5, 6	79	11/ 11/	11/ 11/	11/ 11/	11/ 11/	11/ 11/	11/ 11/	11/ 11/	11/ 11/	11/ 11/	GND	11/ 11/	11/ 11/	11/ 11/	11/ 11/	11/ 11/	11/ 11/	11/ 11/	11/ 11/	11/ 11/	4.5 V	GALPAT and GALRESH
9 T <sub>C</sub> = 25°C	t <sub>bH</sub>	Fig. 5, 6	80	11/ 11/	11/ 11/	11/ 11/	11/ 11/	11/ 11/	11/ 11/	11/ 11/	11/ 11/	11/ 11/	GND	11/ 11/	11/ 11/	11/ 11/	11/ 11/	11/ 11/	11/ 11/	11/ 11/	11/ 11/	11/ 11/	4.5 V	GALPAT and GALRESH
10	Same tests, terminal conditions, and limits as subgroup 9, except T <sub>C</sub> = 125°C.																							
11	Same tests, terminal conditions, and limits as subgroup 9, except T <sub>C</sub> = -55°C.																							

1/ See appendix for description of algorithms.

2/ I<sub>CC</sub> = 100 mA for device type 02; 70 mA for device type 04.

3/ V<sub>IL</sub> = GND, V<sub>IH</sub> = 6.0 V, pause time = 250 ms/loop max, CS = high, only performed once at 125°C, and V<sub>CC</sub> = 7.0 V min.

4/ V<sub>IL</sub> = 0.8 V and V<sub>IH</sub> = 2.0 V.

5/ Algorithm has 60 ns where chip is deselected between the write.

6/ V<sub>IL</sub> = GND, V<sub>IH</sub> = 3.0 V, and all address setup times are at minimums.

7/ V<sub>IL</sub> = GND, V<sub>IH</sub> = 3.0 V, and all write pulse timing are at a minimum.

8/ V<sub>IL</sub> = GND, V<sub>IH</sub> = 3.0 V, and all address ending timing are at minimums.

9/ V<sub>IL</sub> = GND, V<sub>IH</sub> = 3.0 V, and t<sub>acc</sub> is measured at minimum timing.

10/ V<sub>IL</sub> = GND, V<sub>IH</sub> = 2.0 V, t<sub>acc1</sub> and t<sub>acc2</sub> are measured at minimum timing.

11/ V<sub>IL</sub> = 0.8 V, V<sub>IH</sub> = 2.0 V, and all parameters are measured at minimum timing.

12/ t<sub>AA</sub> = 450 ns for device type 02; 250 ns for device type 04.

13/ t<sub>ACS1</sub> = 120 ns for device type 02; 85 ns for device type 04.

14/ t<sub>WC</sub> = 450 ns for device type 02; 250 ns for device type 04.

15/ t<sub>WP</sub> = 200 ns for device type 02; 135 ns for device type 04.

16/ t<sub>BN</sub> = 200 ns for device type 02; 135 ns for device type 04.

TABLE III. Group A inspection for device type 06.  
Terminal conditions (pins not designated may be high  $\geq 2.0$  V; or low  $\leq 0.8$  V; or open).

Subgroup	Symbol	ML-STD-883 method	Case V	Test no.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	Algorithms
					A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	0	1	A <sub>2</sub>	CS	V <sub>SS</sub>	WE	I/O <sub>4</sub>	I/O <sub>3</sub>	I/O <sub>2</sub>	I/O <sub>1</sub>	A	GND	GND	GND	
1	V <sub>OH</sub>	3006	1	1	GND	GND	GND	GND	GND	GND	GND	GND	GND	3.0 V	-4 mA								
T <sub>C</sub> = 25°C	"	"	2	2	"	"	"	"	"	"	"	"	"	"	"	-4 mA							
"	"	"	3	3	"	"	"	"	"	"	"	"	"	"	"								
"	"	"	4	4	"	"	"	"	"	"	"	"	"	"	"								
"	V <sub>OL</sub>	3007	5	5	"	"	"	"	"	"	"	"	"	"	8 mA								
"	"	"	6	6	"	"	"	"	"	"	"	"	"	"	"								
"	"	"	7	7	"	"	"	"	"	"	"	"	"	"	"								
"	"	"	8	8	"	"	"	"	"	"	"	"	"	"	"								
"	I <sub>IH</sub>	3010	9	9	5.5 V	"	"	"	"	"	"	"	"	"	GND	GND	8 mA	8 mA					
"	"	"	10	10	GND	5.5 V	"	"	"	"	"	"	"	"	GND	GND	GND	GND					5.5 V
"	"	"	11	11	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	12	12	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	13	13	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	14	14	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	15	15	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	16	16	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	17	17	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	18	18	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	19	19	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	20	20	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	21	21	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	22	22	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	23	23	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	24	24	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	I <sub>IL</sub>	3009	25	25	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	26	26	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	27	27	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	28	28	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	29	29	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"

See footnotes at end of device types 06.

A  
A  
A  
A  
A

TABLE III. Group A inspection for device type 06 - Continued.  
Terminal conditions (pins not designated may be high  $\geq 2.0$  V, or low  $\leq 0.8$  V, or open).

Subgroup	Symbol	MIL-STD-883 method	Case V Test no.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	
				A <sub>6</sub>	A <sub>5</sub>	GND <sup>A</sup>	GND <sup>A</sup>	A <sub>2</sub>	CS	V <sub>SS</sub>	WE	I/O <sub>4</sub>	I/O <sub>3</sub>	I/O <sub>2</sub>	I/O <sub>1</sub>	GND <sup>A</sup>	GND <sup>A</sup>	GND <sup>A</sup>	GND <sup>A</sup>	GND <sup>A</sup>	GND <sup>A</sup>	GND <sup>A</sup>
1		3009	30	GND	GND <sup>A</sup>	GND <sup>A</sup>	GND <sup>A</sup>	GND <sup>A</sup>	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND <sup>A</sup>	GND <sup>A</sup>	GND <sup>A</sup>	GND <sup>A</sup>	5.5 V
"	I <sub>IL</sub>	"	31	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	32	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	33	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	34	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	35	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	36	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	37	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	38	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	39	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	40	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	I <sub>OL1</sub>	"	42	"	"	"	"	"	"	"	3.0 V	"	"	"	"	"	"	"	"	"	"	"
"	"	"	43	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	44	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	I <sub>OL2</sub>	41	45	"	"	"	"	"	"	"	"	"	"	4.5 V	"	"	"	"	"	"	"	"
"	"	"	46	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	47	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	"	48	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
"	I <sub>CC</sub>	3005	49	"	"	"	"	"	"	"	GND	"	GND	GND	GND	GND	4.5 V	"	"	"	"	"
BIT STRESS TEST				50	3/	3/	3/	3/	3/	3/	3/	"	GND	"	3/	3/	3/	3/	3/	3/	3/	3/
7	t <sub>WA</sub>	Fig. 5.6	51	4/	4/	4/	4/	4/	4/	4/	4/	"	4/	4/	4/	4/	4/	4/	4/	4/	4/	4.5 V
"	"	"	52	4/	4/	4/	4/	4/	4/	4/	4/	"	4/	4/	4/	4/	4/	4/	4/	4/	4/	5.5 V
"	"	"	53	5/	5/	5/	5/	5/	5/	5/	5/	"	5/	5/	5/	5/	5/	5/	5/	5/	5/	4.5 V
"	"	"	54	5/	5/	5/	5/	5/	5/	5/	5/	"	5/	5/	5/	5/	5/	5/	5/	5/	5/	5.5 V
"	"	"	55	6/	6/	6/	6/	6/	6/	6/	6/	"	6/	6/	6/	6/	6/	6/	6/	6/	6/	4.5 V
"	"	"	56	6/	6/	6/	6/	6/	6/	6/	6/	"	6/	6/	6/	6/	6/	6/	6/	6/	6/	5.5 V

See footnotes at end of device types 02 and 04.

TABLE III. Group A, inspection for device type 06 - Continued.  
Terminal conditions (pins not designated may be high  $\geq 2.0$  V, or low  $\leq 0.8$  V, or open).

Subgroup	Symbol	MIL-STD-883 method	Case V Test no.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	Algorithms
7	$t_{AA}$	Fig. 5, 6	57	Z/	Z/A	Z/A	Z/A	Z/A	Z/	Z/	Z/	GND	Z/	Z/	Z/	Z/	Z/A	Z/A	Z/A	Z/V	4.5 V	Algorithms 1
"	"	"	58	Z/	Z/	Z/	Z/	Z/	Z/	Z/	Z/	"	Z/	Z/	Z/	Z/	Z/	Z/	Z/	Z/	5.5 V	"
"	"	"	59	8/	8/	8/	8/	8/	8/	8/	8/	"	8/	8/	8/	8/	8/	8/	8/	8/	4.5 V	"
"	"	"	60	8/	8/	8/	8/	8/	8/	8/	8/	"	8/	8/	8/	8/	8/	8/	8/	8/	5.5 V	"
"	"	"	61	9/	9/	9/	9/	9/	9/	9/	9/	"	9/	9/	9/	9/	9/	9/	9/	9/	4.5 V	"
"	"	"	62	9/	9/	9/	9/	9/	9/	9/	9/	"	9/	9/	9/	9/	9/	9/	9/	9/	5.5 V	"
"	"	"	63	10/	10/	10/	10/	10/	10/	10/	10/	"	10/	10/	10/	10/	10/	10/	10/	10/	5.5 V	"
"	"	"	64	10/	10/	10/	10/	10/	10/	10/	10/	"	10/	10/	10/	10/	10/	10/	10/	10/	5.5 V	"
"	"	"	65	10/	10/	10/	10/	10/	10/	10/	10/	"	10/	10/	10/	10/	10/	10/	10/	10/	4.5 V	MARCH
"	"	"	66	10/	10/	10/	10/	10/	10/	10/	10/	"	10/	10/	10/	10/	10/	10/	10/	10/	4.5 V	MARCH
8	Same tests, terminal conditions, and limits as subgroup 7, except $T_c = 125^\circ\text{C}$ and $-55^\circ\text{C}$																					
9	$t_{AA}$	Fig. 5, 6	67	11/	11/	11/	11/	11/	11/	11/	11/	GND	11/	11/	11/	11/	11/	11/	11/	11/	4.5 V	GALPAT and GALRESH
"	AA	"	68	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	5.5 V	"
"	$t_{ACS1}$	"	69	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	4.5 V	"
"	$t_{ACS1}$	"	70	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	5.5 V	"
"	$t_{ACS2}$	"	71	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	4.5 V	"
"	$t_{ACS2}$	"	72	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	5.5 V	"
"	$t_{AVC}$	"	73	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	4.5 V	"
"	$t_{AVC}$	"	74	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	5.5 V	"
"	$t_{VTP}$	"	75	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	4.5 V	"
"	$t_{VTP}$	"	76	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	5.5 V	"
"	$t_{VTR}$	"	77	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	4.5 V	"
"	$t_{VTR}$	"	78	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	5.5 V	"

See footnotes at end of device types 06.

TABLE III. Group A inspection for device type 06 - Continued.  
Terminal conditions (pins not designated may be high  $\geq 2.0$  V, or low  $\leq 0.8$  V, or open).

Subgroup	Symbol	MIL-STD-883 method	Case V	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	Algorithms $\downarrow$
				Test no.	A <sub>6</sub>	A <sub>6</sub>	A <sub>6</sub>	0	1	A <sub>2</sub>	$\overline{\text{CS}}$	V <sub>SS</sub>	$\overline{\text{WE}}$	I/O <sub>4</sub>	I/O <sub>3</sub>	I/O <sub>2</sub>	I/O <sub>1</sub>	9	8	7	cc	
9	t <sub>DW</sub>	Fig. 5, 6	79	11/	11/A	11/A	11/A	11/A	11/	11/	11/	GND	11/	11/	11/	11/	11/	11/A	11/A	11/V	4.5 V	GALPAT and GALRESH
"	t <sub>DW</sub>	"	80	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	5.5 V	"
"	t <sub>DH</sub>	"	81	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	4.5 V	"
"	t <sub>DH</sub>	"	82	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	4.5 V	"
10	Same tests, terminal conditions, and limits as subgroup 9, except T <sub>C</sub> = 125°C.																					
11	Same tests, terminal conditions, and limits as subgroup 9, except T <sub>C</sub> = -55°C.																					

$\downarrow$  See appendix for description of algorithms.

$\downarrow$  I<sub>CC</sub> = 180 mA.

$\downarrow$  V<sub>IL</sub> = GND, V<sub>IH</sub> = 6.0 V, cycle time = 250 ms/loop max,  $\overline{\text{CS}}$  = high, only performed once at 125°C, and V<sub>CC</sub> = 7.0 V min.

$\downarrow$  V<sub>IL</sub> = 0.8 V and V<sub>IH</sub> = 2.0 V.

$\downarrow$  Algorithm has 60 ms where chip is deselected between the write.

$\downarrow$  V<sub>IL</sub> = GND, V<sub>IH</sub> = 3.0 V, and all address setup times are at minimums.

$\downarrow$  V<sub>IL</sub> = GND, V<sub>IH</sub> = 3.0 V and all write pulse timing are at a minimum.

$\downarrow$  V<sub>IL</sub> = GND, V<sub>IH</sub> = 3.0 V and all address ending timing are at minimums.

$\downarrow$  V<sub>IL</sub> = GND, V<sub>IH</sub> = 3.0 V, and t<sub>WH</sub> is measured at minimum timing.

10/ V<sub>IL</sub> = GND, V<sub>IH</sub> = 3.0 V, t<sub>ACS</sub> and t<sub>CCSZ</sub> are measured at minimum timing.

11/ V<sub>IL</sub> = 0.8 V, V<sub>IH</sub> = 2.0 V, and all parameters are measured at minimum timing.

## 5. PACKAGING

5.1 Packaging requirements. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When actual packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activity within the Military Service or Defense Agency, or within the military service's system command. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

## 6. NOTES

(This section contains information of a general or explanatory nature which may be helpful, but is not mandatory.)

6.1 Intended use. Microcircuits conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.

6.2 Acquisition requirements. Acquisition documents should specify the following:

- a. Title, number, and date of the specification.
- b. Complete part number (see 1.2).
- c. Requirements for delivery of one copy of the quality conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
- d. Requirements for certificate of compliance, if applicable.
- e. Requirements for notification of change of product or process to contracting activity in addition to notification to the qualifying activity, if applicable.
- f. Requirements for failure analysis (including required test condition of method 5003 of MIL-STD-883), corrective action, and reporting of results, if applicable.
- g. Requirements for product assurance options.
- h. Requirements for special carriers, lead lengths, or lead forming, if applicable. These requirements shall not affect the part number. Unless otherwise specified, these requirements will not apply to direct purchase by or direct shipment to the Government.
- j. Requirements for packaging (see 5.1.)

6.3 Superseding information. The requirements of MIL-M-38510 have been superseded to take advantage of the available Qualified Manufacturer Listing (QML) system provided by MIL-PRF-38535. Previous references to MIL-M-38510 in this document have been replaced by appropriate references to MIL-PRF-38535. All technical requirements now consist of this specification and MIL-PRF-38535. The MIL-M-38510 specification sheet number and PIN have been retained to avoid adversely impacting existing government logistics systems and contractor's parts lists.

6.4 Qualification. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List QML-38535 whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or purchase orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DSCC-VQ, 3990 E. Broad Street, Columbus, Ohio 43123-1199.

6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331, and as follows:

V <sub>CC</sub> .....	Supply voltage
V <sub>SS</sub> .....	Common or reference voltage node
CS .....	Chip-selection, input
D <sub>IN</sub> .....	Data input
D <sub>OUT</sub> .....	Data output
A <sub>0</sub> thru A <sub>11</sub> .....	Address input
WE .....	Read or write input
I <sub>OHZ</sub> .....	High-impedance-state high output current
I <sub>OLZ</sub> .....	High-impedance-state low output current
I <sub>CC</sub> .....	Supply current from V <sub>CC</sub> supply
t <sub>RC</sub> .....	Read cycle time
t <sub>AS</sub> .....	Address set-up time
t <sub>WP</sub> .....	Write pulse width
t <sub>WR</sub> .....	Write recovery time
t <sub>DW</sub> .....	Data valid to end of write
t <sub>DH</sub> .....	Data hold time
t <sub>OH</sub> .....	Output hold time from address change
t <sub>AA</sub> .....	Address access time
t <sub>ACS</sub> .....	Chip selection to output valid
t <sub>WC</sub> .....	Write cycle time
t <sub>CW</sub> .....	Chip selection to end of write
t <sub>AW</sub> .....	Address valid to end of write
t <sub>LZ</sub> .....	Chip selection to output in low impedance
t <sub>HZ</sub> .....	Chip deselection to output in high impedance
t <sub>PU</sub> .....	Chip selection to power up time
t <sub>PD</sub> .....	Chip deselection to power down time
t <sub>WZ</sub> .....	Write enabled to output in high impedance
t <sub>OW</sub> .....	Output active from end of write
T <sub>LO</sub> .....	Output leakage current
T <sub>C</sub> .....	Case temperature
T <sub>A</sub> .....	Ambient temperature

6.6 Logistic support. Lead materials and finishes (see 3.4) are interchangeable. Unless otherwise specified, microcircuits acquired for Government logistic support will be acquired to device class B (see 1.2.2), lead material and finish A (see 3.4). Longer length leads and lead forming should not affect the part number.

6.7 Substitutability. The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification will functionally replace the listed generic-industry type. Generic-industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges or reliability factors equivalent to MIL-M-38510 device types and may have slight physical variations in relation to case size. The presence of this information should not be deemed as permitting substitution of generic-industry types for MIL-M-38510 types or as a waiver of any of the provisions of MIL-PRF-38535.

<u>Military device type</u>	<u>Generic-industry type</u>
01	2147, 9147-85
02	2114, 9114B
03	2147H, 9147-70
04	2114A, 9114D
05	2147H-3, 9147-55
06	2148H, 9148-70
07	2147H-2, 9147-45

6.8 Change from previous issue. Asterisks are not used in this revision to identify changes with respect to the previous issue, due to the extensiveness of the changes.

APPENDIX A

FUNCTIONAL ALGORITHMS

Functional algorithms are test patterns which define the exact sequence of tests used to verify proper operation of a random access memory (RAM). Each algorithm serves a specified purpose for the testing of the device.

A.1 FUNCTIONAL PATTERNS.

A.1.1 Pattern 1.

CKBD.

- a. Write a checkerboard pattern into memory (O in address O) from address O to N.
- b. When the  $\overline{CS}$  off test is performed, attempt to write the complement pattern into cell memory with the device not selected.
- c. Read checkerboard pattern in the memory.

A.1.2 Pattern 2.

CKBD. Same as CKBD only with data complemented.

A.1.3 Pattern 3.

MARCH.

- a. Write test word into every location.
- b. The addressing is then scanned from location "O" to location "N".
- c. At each address, the test word is read and a complemented test word is written back into the same location.
- d. The addressing is then scanned in reverse from location "N" to location "O".
- e. At each address, the complemented test word is read and the test word is written back in.

A.1.4 Pattern 4.

GALPAT. This program will test all bits in the array. The addressing and interaction between bits for ac performance. The memory is initialized by writing a field of "1" and then a field of "0" into the cell memory.

- a. Write a "1" in word location 0 (reference location).
- b. Word 0 is read.
- c. Word 1 is read.
- d. Word 0 is read.
- e. Word 2 is read.
- f. Word 0 is read.
- g. The reading procedure continues back and forth between word 0 and the next higher number word until word 4095(-1) or 1023(-2) is reached. Then increment to the next word which becomes the reference location and then step a through g again until all the words in the memory are used at least once as a reference.

APPENDIX A

A.1.5 Pattern 5.

Diagonal GALRESH (with row column ping pong read GG II). This pattern will test all bits in the array for writing interaction for switching performance.

- a. Initialize the memory by writing a field of 0's.
- b. Perform the following read write sequence moving the test bit along the diagonal of the memory; and reading only the row and column of the test bit in ping ping fashion:

R0 = Read "0"

WI = Write "1" etc.

		STEP								
		1	2	3	4	5	6	7	8	9
BACKGROUND BIT			RO		RO		RO		RO	
TEST BIT		R0		WI		RI		WO		RO

- c. Reinitialize the memory by writing a field of 1's.
- d. Perform the following read write sequence moving the test bit along the diagonal of the memory; and reading only the row and column of the test bit in ping pong fashion:

		STEP								
		1	2	3	4	5	6	7	8	9
BACKGROUND BIT			RI		RI		RI		RI	
TEST BIT		RI		WO		RO		WI		RI

Custodians:

Army - CR  
Navy - EC  
Air Force - 11  
DLA - CC

Preparing activity:

DLA - CC

Review activities:

Army – SM, MI  
Navy - AS, CG, MC, SH TD  
Air Force – 03, 19, 99

(Project 5962-2012)

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

-  [View MD2148H/BVA on WIN SOURCE](#)
-  [Rochester Electronics](#) Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management