




**THE DATASHEET OF
SXF550007**



3.3V CMOS Low-Jitter High-Frequency XO

SX



7.0 x 5.0mm Ceramic SMD

Product Features

- 100 to 160 Frequency Range
- <1 ps RMS jitter with advanced non-PLL, patented clock circuit
- ± 50 ppM accuracy standard for commercial or industrial operating conditions
- RoHS compliant

Product Description


This is an enhanced high-frequency 3.3V crystal clock oscillator with superb jitter and stability over a broad range of operating conditions and frequencies. The output clock signal, generated internally with a patented oscillator design, is compatible with LVCMOS/LVTTL logic levels.

Applications


The SX Series is an ideal reference clock for high-speed applications requiring low jitter, including:

- 1/10 Gigabit Ethernet
- Fibre Channel
- Serial Attached SCSI (SAS)
- Server & Storage platforms
- SONET/SDH linecards
- Passive Optical Network (PON) devices

Package:




Recommended Land Pattern:



Pin Functions:


Pin	Function
1	OE Function
2	Ground
3	Clock Output
4	V _{DD}

Part Ordering Information:



Following the above format, Saronix-eCera part numbers will be assigned upon confirmation of exact customer requirements.

Legacy Ordering Information - For Reference Only:



Electrical Performance

Parameter	Min.	Typ.	Max.	Units	Notes
Output Frequency	100		160	MHz	As specified, higher frequencies avail.
Supply Voltage	2.97	3.3	3.63	V	
Supply Current, Output Enabled			30	mA	100 to 160 MHz
Supply Current, Output Disabled			10	μA	Output Hi-Z
Frequency Stability			±20 to ±50	ppm	See Note 1 below
Operating Temperature Range	-20		+70	°C	Commercial (standard)
	-40		+85		Industrial (standard)
Output Logic 0, V _{OL}			10% V _{DD}	V	
Output Logic 1, V _{OH}	90% V _{DD}			V	
Output Load			15	pF	
Duty Cycle	45		55	%	Measured 50% V _{DD}
Rise and Fall Time			2	ns	Measured 20/80% of waveform
Jitter, Phase		0.25	1	ps RMS (1-σ)	10kHz to 20 MHz frequency band
Jitter, Total		25	40	ps pk-pk	100.000 random periods
Subharmonic Level			-40	dBc	

Notes:

- Stability includes all combinations of operating temperature, load changes, rated input (supply) voltage changes, initial calibration tolerance (25°C), aging (1 year at 25°C average effective ambient temperature), shock and vibration.
- For specifications other than those listed, please contact sales.


Output Enable / Disable Function

Parameter	Min.	Typ.	Max.	Units	Notes
Input Voltage (pin 1), Output Enable	2.2			V	or open
Input Voltage (pin 1), Output Disable (low power standby)			0.8	V	Output is Hi-Z
Internal Pullup Resistance	50			kΩ	
Output Disable Delay			100	ns	
Output Enable Delay			1	ms	


Absolute Maximum Ratings

Parameter	Min.	Typ.	Max.	Units	Notes
Storage Temperature	-55		+125	°C	

Test Circuit



Reflow Soldering Profile




Reliability Test Ratings

This product is rated to meet the following test conditions:

Type	Parameter	Test Condition
Mechanical	Shock	MIL-STD-883, Method 2002, Condition B
Mechanical	Solderability	JESD22-B102-D Method 2 (Preconditioning E)
Mechanical	Terminal strength	MIL-STD-883, Method 2004, Condition D
Mechanical	Gross leak	MIL-STD-883, Method 1014, Condition C
Mechanical	Fine leak	MIL-STD-883, Method 1014, Condition A2 ($R_1 = 2 \times 10^{-8}$ atm cc/s)
Mechanical	Solvent resistance	MIL-STD-202, Method 215
Environmental	Thermal shock	MIL-STD-883, Method 1011, Condition A
Environmental	Moisture resistance	MIL-STD-883, Method 1004
Environmental	Vibration	MIL-STD-883, Method 2007, Condition A
Environmental	Resistance to soldering heat	J-STD-020C Table 5-2 Pb-free devices (2 cycles max)

Typical Phase Noise



Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View SXF550007](#) on WIN SOURCE

 [Diodes Incorporated](#) Information

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management